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P R EFAC E  
New mobile communication technologies have given a boost to inno-
vations in electronic for telecommunications and microwave electronics. 
It’s clear that the increasing request for mobile data availability, as proved 
by the growth of 69% of mobile data traffic in 2014, poses great challenges 
to industries and researchers in this field. 
From this point of view a rapid diffusion of wireless mobile broadband 
network data standards, like LTE/4G, should be seen, which requests a 
state-of-the-art transceiver (i.e., transmitter/receiver) electronics. It will be 
mandatory to use higher frequencies, with wider bandwidth and excellent 
efficiency, to improve battery duration of mobile phones and reduce the 
energy consumption of the network infrastructures (i.e. base stations). 
Moreover, the microwave electronics is ubiquitous in satellite systems. 
As an example the GPS-GLONASS systems, developed respectively by 
United-States and Russian Federation for geo-spatial positioning, now are 
commonly used as navigation support for planes, ships, trains, automo-
biles, and even people. 
Other interesting applications are the earth-observation satellites, like 
the Italian system COSMO-SkyMed: a constellation of four satellites de-
veloped for the observation of the entire planet. These systems are able to 
produce a detailed image of the earth surface exploiting a microwave syn-
thetic aperture radar, with the possibility to observe an area even by night 
or with bad weather conditions. Clearly these features are impossible for 
traditional optical systems. 
Even if a lot of electronic applications are focused on the system archi-
tecture, in microwave electronics the single transistor still plays a key role. 
Indeed, the number of transistors in high-frequency circuits is low and 
wide areas are occupied by numerous passive elements, required to opt i-
mize the system performance. There is a lot of interest in finding the opti-
mum transistor operating condition for the application of interest, because 
the high-frequency electron-device technologies are relatively young and 
often still in development, so the transistor performance is generally poor. 
As a matter of fact, transistor characterization plays a very important 
role: various measurement systems, developed for this purpose, have been 
proposed in literature, with different approaches and application fields. 
Moreover, a meticulous characterization of the transistor is the basis for 
the identification of accurate models. These models, allowing to predict 
the transistor response under very different operating conditions, repre-
sent a fundamental tool for microwave circuit designers.  
This thesis will resume three years of research in microwave electron-
ics, where I have collaborated in research activities on transistor character-
ization and modelling oriented to microwave amplifier design. As various 
kinds of amplifiers (i.e., low-noise amplifier, power amplifier) have been 
developed, various characterization techniques have been exploited. 
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In the first chapter, after a presentation of the most common large-
signal characterization systems, a low-frequency large-signal characteriza-
tion setup, oriented to transistor low-frequency dispersion analysis and 
power amplifier design, will be described as well as the development of 
the control algorithm of the measurement system and its application to the 
design of a Gallium-Nitride class-F power-amplifier, operating at 2.4 GHz 
with 5.5 W of output power and 81% efficiency. Another application of the 
proposed setup for fast-trap characterization in III-V devices is then re-
ported. Successively, an extension of the setup to very low frequencies will 
be presented.  
In the second chapter, small-signal characterization techniques will be 
dealt with, focusing on noise measurement systems and their applications. 
After a brief introduction on the most relevant small-signal measurement 
system (i.e., the vector network analyzer), an innovative formulation will 
be introduced which is useful to analyze the small-signal response of Gal-
lium-Arsenide and Gallium-Nitride transistors at very low frequencies. 
Successively, the application of neural network to model the low -
frequency small signal response of a Gallium-Arsenide HEMT will be in-
vestigated. 
The third and last chapter will deal with the EM-based characterization 
of Gallium-Nitride transistor parasitic structures and its usage, combined 
with small-signal and noise measurements, for developing a transistor 
model oriented to low-noise amplifiers design. In particular, the design of 
a three stages low-noise amplifier with more than 20 dB of gain and less 
than 1.8 dB of noise figure operating in Ku-band will be described. 
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P R EFAZ I ONE  
I nuovi sistemi di comunicazione mobile hanno dato una forte spinta 
all’innovazione dell’elettronica delle telecomunicazione e delle microonde. 
Infatti è chiaro che la crescente richiesta di accessibilità alla rete da disposi-
tivi mobili, come provato dall’aumento del 69% del traffico dati da reti 
mobili nel 2014, impone grandi sfide alle industrie ed ai ricercatori che 
operano in questo settore. 
Da questa prospettiva dovrebbe essere vista la rapida diffusione dei 
nuovi standard di comunicazione mobile wireless a larga banda, come 
LTE/4G, che richiedono una circuiteria di trasmissione/ricezione allo stato 
dell’arte. In particolare sarà sempre richiesto l’utilizzo di frequenze più 
elevate, con associate larghezze di banda maggiori, e livelli di efficienza 
molto alti, in modo da prolungare la durata delle batterie nei telefoni cel-
lulari e ridurre i consumi energetici delle infrastrutture di rete (i.e., stazio-
ni radio base). 
In aggiunta l’elettronica delle microonde è onnipresente in ambito sa-
tellitare. Un esempio sono i sistemi GPS-GLONASS, sviluppati rispetti-
vamente da Stati Uniti e dalla Federazione Russa come sistemi di posizio-
namento globale, oggi largamente utilizzati come supporto alla naviga-
zione di aerei, navi, treni, automobili e anche persone. 
Altre interessanti applicazioni sono i satelliti per l’osservazione terr e-
stre, come il sistema italiano COSMO-SkyMed: una costellazione di quat-
tro satelliti sviluppata per l’osservazione di tutto il pianeta . Questi sistemi 
sono in grado di riprodurre una immagine dettagliata della superficie ter-
restre grazie all’utilizzo di radar ad apertura sintetica, con la possibilità di 
osservare un’area anche di notte o con condizioni meteo sfavorevoli , cosa 
impossibile con i sistemi ottici tradizionali. 
Anche se in molte branche dell’elettronica l’attenzione si è spostata 
verso l’architettura del sistema, nell’elettronica delle microonde il transi-
store gioca ancora un ruolo chiave. A conferma di ciò il numero di transi-
stori nei circuiti operanti ad alta frequenza è generalmente ridotto e ampie 
aree del circuito sono occupate da elementi passivi, richiesti per ottimizza-
re le performance del sistema. Il grande interesse nel trovare le condizioni 
di lavoro ottimali di un transistor  operante ad alta frequenza è legato al 
fatto che tali dispositivi sono realizzati con tecnologie nuove e spesso an-
cora in sviluppo, per cui è necessario sfruttare al meglio le loro ridotte pre-
stazioni. 
Per questi motivi è fondamentale caratterizzare in maniera accurata il 
transistor e sono stati proposti in letteratura vari sistemi di misura svilup-
pati per questo scopo, con differenti approcci e campi di applicazione. 
È chiaro inoltre che la caratterizzazione accurata di un transistor , nelle 
sue diverse condizioni di funzionamento, è alla base dell’estrazione di 
modelli che consentano di predirne in modo accurato la risposta. Tali mo-
delli rappresentano uno strumento essenziale per la progettazione a mi-
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croonde, permettendo al progettista di avere un perfetto accordo tra le si-
mulazioni CAD ed il circuito, o il sistema, da realizzare.  
Questa tesi riassume tre anni di ricerca nell’elettronica delle microon-
de, dove ho collaborato ad attività di ricerca sul modeling e sulla caratte-
rizzazione di dispositivi elettronici orientati al progetto di amplificatori a 
microonde. Poiché sono stati realizzati vari tipi di amplificatori (i.e., am-
plificatori a basso rumore, amplificatori di potenza), si è fatto uso di diver-
si sistemi di caratterizzazione, che sono stati oggetto del presente lavoro di 
tesi. 
Nel primo capitolo, dopo una breve introduzione sulle tecniche di ca-
ratterizzazione a grande segnale, sarà descritto un sistema di caratterizza-
zione a bassa frequenza e grande segnale, orientato all’analisi della disper-
sione a bassa frequenza di transistori e al progetto di amplificatori di po-
tenza. A seguire è riportato lo sviluppo dell’algoritmo di controllo del s i-
stema di misura e la sua applicazione al progetto di un amplificatore di 
potenza in classe F in Nitruro di Gallio, operante a 2.4 GHz con 5.5 W di 
potenza d’uscita e 81% di efficienza . In seguito è riportata un’altra appli-
cazione del setup: la caratterizzazione dei fenomeni di intrappolamento in 
dispositivi III-V. Il capitolo termina descrivendo l’estensione del sistema di 
misura a frequenze più basse.  
Il secondo capitolo tratterà delle tecniche di caratterizzazione a piccolo 
segnale e si concentrerà sulle misure di rumore e sulla misura degli effetti 
dispersivi in bassa frequenza. Dopo una breve introduzione sul principale 
sistema di misura a piccolo segnale (i.e., l’analizzatore di reti vettoriale), 
sarà introdotta una formulazione innovativa utile ad analizzare la risposta 
a piccolo segnale di transistori in Nitruro di Gallio e Arseniuro di Gallio a 
bassissima frequenza. Successivamente verrà esaminata la possibilità di 
utilizzare delle reti neurali per modellare la risposta a bassa frequenza di 
un HEMT in Arseniuro di Gallio. 
Il terzo e ultimo capitolo tratterà della caratterizzazione elettromagne-
tica delle strutture di accesso di un transistore in Nitruro di Gallio e il suo 
utilizzo, combinato con misure di rumore, per sviluppare un modello di 
transistori orientato alla progettazione di amplificatori a basso rumore. In 
particolare sarà descritto il progetto di un amplificatore a basso rumore a 
tre stadi con più di 20 dB di guadagno e meno di 1.8 dB di figura di rumo-
re operante in banda Ku. 
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1  A LO W - FR EQ UENCY HAR MONI C LO AD-P ULL 
S YS TEM  
Linear systems are defined as those which satisfy the principles of su-
perposition and scaling. Specifically, given the two inputs 𝑥1(𝑡) and 
𝑥2(𝑡) as well as the respective outputs:  
 
𝑦1 (𝑡) = 𝐹(𝑥1(𝑡)) , (1.1) 
 
𝑦2 (𝑡) = 𝐹(𝑥2(𝑡)) , (2) 
the response to the excitation: 
 
𝛼𝑥1(𝑡) + 𝛽𝑥2(𝑡) , (1.3) 
must be: 
 
𝛼𝑦1 (𝑡) + 𝛽𝑦2 (𝑡) , (1.4) 
with 𝛼 and 𝛽 scalar constants. 
In electronics, whenever possible, systems and circuits are considered 
as linear, because a non-linear circuit is in a large way more complicated 
to analyze than a linear one, and the design of non-linear systems is even 
more ambitious. 
One of the first circuits which violates the linear assumption is the 
power amplifier [1]. The push of telecommunications toward more power-
efficient design has moved the power-amplifier design from linear class A 
power amplifiers, to more efficient class A-B and class B power amplifiers. 
This introduces, as a drawback, a lot of non-linear phenomena, as, for ex-
ample, harmonic generation and power saturation. 
Moreover non-linearities are ubiquitous. Even passive elements, like 
resistors, capacitors and inductors, are non-linear when large voltages or 
currents are applied. Thus, linearity in electronic circuit is just an approx-
imation, and a full understanding of electronic circuits requires non-
linearity comprehension. 
Various high-frequency large-signal measurement systems have been 
developed to analyze non-linear systems, in particular the transistor, be-
cause it is the source of almost all the non-linearities in microwave circuits. 
In the first part of this chapter a brief presentation will be proposed of 
the two most common non-linear characterization setups: the Non-Linear 
Vector Network Analyzer (NVNA) and the load- and source-pull charac-
terization system. 
These systems surely are able to characterize a device in high-
frequency non-linear operation but a low-frequency large-signal setup can 
give a more clear view of the available performance of a transistor, ana-
lyze the dispersive phenomena or rigorously investigate the transistor op-
erating condition. This assumption will be discussed in the second part of 
this chapter, when a low-frequency large-signal setup will be presented 
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with some possible applications, like high-frequency power-amplifier de-
sign [2], and fast dispersive effects characterization [3]. 
In the last part of the chapter, a possible extension to very low frequen-
cies will be reported, useful to analyze the low-frequency dispersive phe-
nomena in their bandwidth of occurrence [4]. 
1 .1  N O N  L IN E A R  V ECT OR N E TW ORK  A N A L YZ ER  
A big issue in non-linear system characterization is the harmonic gen-
eration. While the linear system response to an input signal is at the same 
frequency of the input, generally in non-linear systems a lot of frequency 
components are generated. This phenomenon is well evident after a brief 
mathematical analysis.  
By considering a sinusoidal input to a non-linear system: 
 
𝑥(𝑡) = cos(𝜔0𝑡) , (1.5) 
with the simple non-linear input/output relationship: 
 
𝑦(𝑡) = 𝑓(𝑥(𝑡)) = 𝑥(𝑡) + 𝑥(𝑡)2 , (1.6) 
the output can be written as: 
 
𝑦(𝑡) = cos(𝜔0 𝑡) + cos
2(𝜔0 𝑡)
= cos(𝜔0 𝑡) +
1
2
+
1
2
cos (2𝜔0 𝑡) 
. (1.7) 
The output signal has three frequency components, one at the same 
frequency of the input (i.e., 𝜔0 ), one at DC and one at the double of the in-
put frequency (i.e., 2𝜔0). So the acquisition of all the frequency spectrum 
is fundamental to carefully characterize the system non-linearities. 
In Fig. 1.1 it is reported a simplified block diagram of a NVNA. The 
Device Under Test (DUT) input and output ports are excited by two gen-
erators, and incident and reflected waves at both the DUT input and out-
put are acquired by an acquisition system. Generators and acquisition sy s-
tem are synchronized by a reference clock, to avoid spectral leakage. 
 
Fig. 1.1 General NVNA setup. DUT input and output ports are excited 
by two generators. Incident and reflected waves at both ports 
are acquired by an acquisition system. 
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To exhaustively characterize a non-linear device operating at micro-
wave frequencies these requirements are necessary: 
A  HIG H-FREQUENCY WAVEFORM G ENERATOR: generated signals could 
be sinusoids but also modulated waveforms, in order to evaluate 
the performance of a device (e.g., an amplifier) in operative-like 
conditions.  
A  LA RG E BANDWID TH A CQUISITION SYSTEM, to acquire both the excita-
tion frequency and the harmonics. A 4-channel system is necessary 
to acquire all the information required to reconstruct the voltages 
and currents at the DUT ports. 
A  S YNCHRONIZA TION SYSTEM, necessary to the acquisition system and 
to synchronize the two generators. 
A  CA LIBRA TION TECNIQ UE , able to de-embed the influence of the acqui-
sition system. Non-linear system calibration is not trivial; for exam-
ple phase calibration, necessary to correctly reconstruct the relative 
phases of harmonic components, is very complex. The calibration 
procedure requires specific instruments, as comb-generators [5]. 
Clearly the NVNA is a complicated system, and its complete descrip-
tion is not the purpose of this thesis. However, we will report some im-
plementations of the NVNA, in particular the most important part: the ac-
quisition system. 
1.1.1 Oscilloscope-based setup 
The first developed solution uses a high-speed 4-channel oscilloscope. 
In this way all the signals are acquired simultaneously in time domain, so 
harmonic phases in the spectral domain are aligned without extra effort. 
Oscilloscopes able to acquire high-frequency waveforms can be of two 
types: 
REA L-TIM E OSCILLOSCOPES [6], where the samples are acquired directly 
by the scope at the maximum sampling rate. So the Analog-Digital 
Converter (ADC) sampling rate must be at least the double of the 
maximum frequency of the signal, to fulfill Shannon criteria. High-
speed ADCs are very expensive and this solution could not be prac-
tical or no commercial instrument could be available if the operat-
ing frequency is very high. As an example, at the time when this 
thesis is written, the fastest oscilloscope is the LabMaster 10 Zi by 
Lecroy, with a maximum sampling rate of 160 Gs/s, and a band-
width of 65 GHz, for approximatively 200’000 $ [7]. 
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EQUIV A LENT -TIME OSCILLOSCOPES  [8], where the samples are acquired 
each one in a separate period of the signal, as reported in Fig. 1.2. 
Using this technique the sample-rate could be hundreds of time 
lower than the signal frequency, still maintaining an accurate acqui-
sition of waveform shape. It’s clear that the reduction of the ADC 
speed decreases the complexity and cost of the system but a very 
accurate control of the trigger point (i.e., the time instant  when the 
sample is acquired) is fundamental. Indeed a small uncertainty of 
the trigger point, i.e., the timing jitter, can introduce great variations 
on the acquired sample value, in particular when the signal deriva-
tive is higher, thus limiting the system bandwidth. 
The calibration of an oscilloscope-based setup is a bit tricky. In addition 
to the uncertainty associated to the bandwidth limitation of the acquisition 
path, the time grid of the acquired samples is affected by non-linear distor-
tion thus a complex timebase correction is needed [9]. 
  
 
Fig. 1.2 Sinusoidal signal acquired with an equivale nt time oscilloscope, 
samples are marked with red circles. 
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1.1.2 Sampler-based setup. 
The sampler-based NVNA follows the approach of the equivalent -time 
oscilloscopes, trying to solve the main problems of it: the trigger timing 
jitter. 
The trigger-point time definition relies on the comparison between two 
signals, the trigger voltage value and a reference signal, so high uncertain-
ty can be found if noise afflicts these signals. In Fig. 1.3, where the ideal 
case (Fig. 1.3a) is compared to a real case (Fig. 1.3b), it is evident the trig-
ger-point time uncertainty. Moreover, this problem cannot be prevented 
because it is not possible to average the noise present in the trigger circuit. 
A solution can be a fractional N synthesizer: a device that exploiting 
the Phase Locked Loop (PLL) technique is able to generate a signal whose 
frequency is a fraction of the reference signal frequency. Moreover, unlike 
standard PLLs, the output signal frequency can be selected with very fine 
granularity. 
 
 
Fig. 1.3 Ideal trigger-point time definition (a) and its uncertainty in case 
of noisy signals (b). 
 
Fig. 1.4 NVNA with a sampler-based receiver system. Incident and re-
flected waves are sampled with sampling instants based on a re f-
erence signal, then are acquired by ADCs and sent to a computer. 
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Fig. 1.5 Spectral components at the input (right) and at the output (left) of 
the sampler. The multitone excitation signal frequency compo-
nents are folded down to the Nyquist frequency band and, if the 
sampler reference frequency is selected accurately, the high-
frequency signal can be reconstructed. 
 
The system is the one reported in Fig. 1.4, four samplers (S/H in the 
figure) synchronized by the output signal of the fractional N synthesizer 
(1/N in the figure) take samples of the incident and reflected waveforms, 
then the samples are converted by the ADCs and acquired (by a PC in the 
figure). 
The spectral components of the output signals of the sampler are the 
same of the high-frequency signals but folded down in the Nyquist band 
(i.e., the band between 0 Hz and fSH/2) as reported in Fig. 1.5, so the ADC 
could work at the low frequency fSH, decreasing cost and increasing accu-
racy. 
The high-frequency signals can be reconstructed only if the various 
spectral lines do not overlap when they are folded down to the Nyquist 
band. Moreover the reconstruction of the high-frequency signals can be 
very tricky for wideband modulated excitation signals, because the de-
termination of the origin of all the spectral lines in the sampled signal can 
be challenging [10]. 
1.1.3 Mixer-Based setup 
In all the two approaches presented the acquisition is in time domain. 
The main advantage is that all the signal spectral components are acquired 
at the same time. In a mixer based setup instead the acquisition is done in 
frequency domain, one frequency components at time [11], [12]. This in-
troduces a phase uncertainty: it is not possible to know the phase differ-
ence between the harmonic components, as they are not acquired at the 
same time. 
To overcome this problem a synchronizer is needed. This device cr e-
ates a train of pulse of its excitation signal. This train of pulse is than ac-
quired and used as a reference signal.  
The Fourier transformation of a pulse train is: 
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Fig. 1.6  NVNA with a mixer-based receiver system. Incident and reflect-
ed waves are mixed with a signal coming from a ramp generator 
to select one single frequency component. Then it is acquired one 
frequency at time. Also the signal coming from a sync generator 
is acquired to reconstruct the phase of the incident and reflected 
waves, as reported on the top of the figure. With REF it is marked 
the sync signal, with S the acquired signal before (ACQ) and after 
phase compensation. 
 
∑ 𝛿(𝑡 − 𝑛𝑇)
    ℱ     
→   ∑ 𝑒𝑗2𝜋𝑓𝑛𝑇
𝑛=∞
𝑛=0
𝑛= ∞
𝑛=0
 , (1.8) 
so all the harmonic components generated by the synchronizer have the 
same phase and can be exploited as phase-reference to determine the ab-
solute phase of the acquired waveforms. 
The setup of the mixer based NVNA is the ones reported in Fig. 1.6, 
where also the reconstruction of the absolute phase of the spectral compo-
nents is highlighted. 
1 .2  L O A D -  A ND  S O U R CE - P UL L  
Source- and load-pull characterization systems are addressed to: 
 Setting the source and load terminations of the DUT. 
 Measuring the performance of the DUT. 
The aim of these systems is to find the input and output terminations 
(Γ𝑆  and Γ𝐿 ) of the DUT that fulfill the performance required. This could be 
a difficult task because in non-linear devices, unlike in linear ones, it is dif-
ficult to predict the optimal operating point on the basis of device models. 
A solution could be to experimentally find the optimal condition by using 
load- and source-pull characterization setups. 
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Fig. 1.7 Basic diagram of a load- and source-pull characterization setup. 
Source and load terminations are controlled while  monitoring the 
performance of the DUT in non-linear operation. 
 
 
The firsts source- and load-pull systems were developed in the ‘70 [13], 
[14], and the modern evolutions of these systems are useful to characterize 
microwave devices in large-signal operation. 
In particular a source- and load-pull can be exploited to: 
D EV ICE EVA LUA TION: the performance of the device is measured for few 
input and output conditions, to evaluate the quality of the produc-
tion 
M A TCHING NETWORK D ES IG N: various source and load terminations are 
presented to a device (typically a transistor for the design of an am-
plifier or an oscillator) operating in non-linear condition to find the 
source and load impedances that maximize the performance of in-
terest. The input and output matching networks have to be de-
signed in such a way to synthetize the optimal source and load im-
pedances measured. 
LA RG E -S IG NA L D EV ICE M OD ELL ING :  load- and source-pull measure-
ments can be used to extract a device model, directly or using addi-
tional types of measurements. 
D EV ICE RELIA BILITY:  the failure process can be studied as a function of 
the variation of the Voltage Standing Wave Ratio (VSWR), to ident i-
fy the failure conditions. 
TECHNOLOG Y PROCES S  D EV ELOPM ENT : the effects of a variation of a 
process parameter (e.g., doping level) or device geometry (e.g., 
field-plate width) can be investigated by using source and load-pull 
measurements. 
The simplest implementation of a source- and load-pull system is re-
ported in Fig. 1.7, where an active device is driven by a microwave source 
and its performance is monitored while its input (source-pull) or its out-
put (load-pull) impedances at the excitation frequency are changed. The 
data of interest are typically: 
 Input and output power (𝑃𝐼𝑁  and 𝑃𝑂𝑈𝑇 ); 
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Fig. 1.8  Passive tuner: a conductive probe position is controlled in two 
directions within a slab line (a). In (b) an open-stub resonator is 
inserted for harmonic control. 
 
 DC Power (𝑃𝐷𝐶 ); 
 Power Gain (𝐺 = 𝑃𝑂𝑈𝑇 𝑃𝐼𝑁⁄ ) and its compression (i.e., the differ-
ence between the small-signal gain and the gain at the given input 
power); 
 Power Added Efficiency (𝑃𝐴𝐸 = 
(𝑃𝑂𝑈𝑇 − 𝑃𝐼𝑁 )
𝑃𝐷𝐶
⁄ ) or drain effi-
ciency (𝜂 = 𝑃𝑂𝑈𝑇 𝑃𝐷𝐶⁄ ). 
The main difference between the various load- and source-pull setups 
is the way the input and output DUT termination is controlled. There are 
three kinds of solution: 
PA S SIVE TUNERS : where the reflection coefficient is modified using a pas-
sive mechanically tunable device. 
A CTIV E TECHNIQUES that synthesize the load electronically with a suita-
ble signal injected into the device output port. 
HYBRID  TECQNIQUES :  combinations of the two techniques above. 
Moreover, the load- and source-pull systems can control the termina-
tions not only at the fundamental frequency of the excitation signal, but 
also at the higher-order harmonics. In this case the system is called har-
monic load- or source-pull. 
In the following, we will discuss in more detail the different implemen-
tations of the load-pull techniques; the discussion can be extended also to 
source-pull systems because the control of the source reflection coefficient 
is similar to the control of the load reflection one. 
1.2.1 Passive Tuners 
A passive-tuner basic implementation is reported in Fig. 1.8a. It is 
based on two ground planes with a main line at the center. A conductive 
probe is inserted at a controllable distance from the main line and at a con-
trollable longitudinal point of the main line. The conductive probe creates 
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Fig. 1.9 Active load pull setup. In (a) an open-loop setup is presented, in 
(b) is reported an active -loop load-pull setup. 
 
a discontinuity in the line typical impedance and by controlling the ma g-
nitude of this discontinuity (the distance between the main line and the 
probe) and where this discontinuity is inserted (the longitudinal position 
of the probe) it is possible to manipulate the reflection coefficient of the 
tuner. 
The position of the probe is often controlled automatically by step mo-
tors, allowing a fine tune of the position and a great repeatability [15]. 
The main problem of a passive tuner is related to its losses; even if ide-
ally this solution is able to reproduce every refection coefficient, the pres-
ence of intrinsic losses reduces the maximum magnitude of the reflection 
coefficient synthesizable. This is a strong limitation because in this way the 
impedances near to the edge of the Smith chart are not synthesizable. 
1.2.2 Active techniques 
To reach a higher module of the reflection coefficient, active load-pull 
systems were introduced. These systems inject a signal at the output of the 
DUT, and, by controlling accurately its phase and amplitude, a load ter-
mination can be synthesize. There are two approaches: 
OPEN LOOP TECHNIQUES , where part of the excitation signal is taken 
from the input, amplified and, with a controlled phase, injected at 
the output of the DUT as the output incident wave [16]. A block di-
agram of the system is reported in Fig. 1.9a. This kind of solution 
has some drawback, the load reflection coefficient depends on the 
ratio between reflected and incident waves, and even if the incident 
wave is controlled, the reflected wave is a non-predictable function 
of the excitation signal and the incident wave itself; thus a complex 
computer control is mandatory to impose the output termination at 
a desired value. Moreover, it is possible a failure which can damage 
the DUT, because also negative reflection coefficients can be synthe-
sized. 
A CTIV E -LOOP TECNIQUES :  as seen in Fig. 1.9b a portion of the reflected 
wave at the output of the DUT is taken by a coupler, controlled in 
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amplitude and phase, and sent back to the DUT as an incident 
wave. If all the components are matched to the same reference im-
pedance, the reflection ratio can be controlled by varying the ampli-
fication and the phase-shift of the loop. The advantage of these 
techniques is that the control is simpler than in the open-loop case, 
because the ratio between incident and reflected waves is controlled 
directly, avoiding errors and potential failures. So this control is 
more straightforward and safer, but has some drawback yet, as the 
potential instability of the loop. 
1.2.3 Hybrid Techniques 
It is possible to merge the active and passive load-pull techniques, as 
reported in [17], [18] and [19]. 
The idea is to help the active load-pull system by inserting a passive 
tuner, and by using the additional signal only to compensate the losses 
and increase the maximum reflection coefficient  achievable by the system. 
1.2.4 Harmonic Load-Pull 
It could be of interest to characterize the DUT not only  by varying the 
output impedance at the excitation frequency, but also at its harmonics. 
This could be necessary for two reasons: 
 It is of interest to find an optimal load condition also at the second 
and the third harmonic. This is the case of a class-F amplifier de-
sign, where the output terminations at the second and third har-
monics are ideally a short and an open circuit [2]. 
 For device working under high gain compression or with high 
VSWR, the output signal could be distorted and have a lot of fre-
quency components. It is necessary to control the terminations at 
these frequency components, because they strongly affect the per-
formance of the device [20] 
Several solutions have been proposed: as an example it is possible to 
insert more passive tuners, each working at a different frequency, in series 
or in parallel using a triplexer [17]. The main draw-back of this solution is 
the high-losses, due to the series of the tuners or the insertion loss of the 
triplexer, reducing the maximum reflection coefficient synthesizable. 
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Fig. 1.11 Field Effect Transistor (FET) generic model topology. The linear 
extrinsic parasitic network, representing the access structures, 
connects the Extrinsic Plane (EP) of the device with the Intrinsic 
Plane (IP). The Capacitive Core, representing non-linear dynamic 
phenomena and the Resistive Core, taking into account the de-
vice DC and low-frequency I/V characteristic, are  connected in 
parallel. The most common amplifier-design techniques are de-
fined at the Current Generator Plane (CGP). 
 
 
 
 
Fig. 1.10 Active harmonic load-pull systems. In (a) it is reported a closed-
loop load-pull with the capability to control the load terminations 
up to the third harmonic. In (b) instead it is presented an active -
loop load-pull with a loop for the fundamental load control and a 
loop for the second harmonic load control. 
 
Commercial solutions exploit tuners with more than one probe, where 
all the possible probe positions have to be characterized, or tuners with 
open-stub quarter-wavelength resonators at the second or third harmonics 
(Fig. 1.8b). This technique is simpler than the previous one but it allows to 
set only high-reflective loads. 
In open-loop active-systems the harmonic-termination control can be 
achieved by injecting signals with components also at harmonics, like the 
setup in Fig. 1.10a [21], or in active loop it is possible to add loops for 
higher frequency components, Fig. 1.10b. 
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Fig. 1.12 Output I/V characteristic with dispersive phenomena. DC output 
characteristic (black lines), greatly differs from output characte r-
istics measured dynamically (colored lines) from the marked bias 
point (e .g., exploiting a pulsed I/V measurement setup). It is evi-
dent how the dynamic I/V characteristic is a function of the of the 
bias-point. Most important dispersion effects are marked in the 
figure. 
 
 
 
 
 
1 .3  A  L O W - F R EQU EN CY  L A R G E - S IG NA L C H A RA C TER IZA T ION 
S E T U P  
Surely the characterization setups previously presented allow  to know 
the device response under actual operating condition at the design fre-
quency, as a function of source and load impedances, but the most dif-
fused design techniques for power amplifiers (e.g., [22], [23], and [24]) are 
not referred to the device Extrinsic Plane (EP), where the measurements 
are carried out, but to the Current Generator Plane (CGP). 
In Fig. 1.11 it is reported a general non-linear model of an electron de-
vice. It is clear that it is not trivial to achieve the current generator r e-
sponse from the measurements taken at the EP, because even if linear par-
asitic structures can be de-embedded with minor efforts, the non-linear 
capacitive-core contribution is very hard to eliminate. This approach has 
been successfully followed in [25] , [26] but it is useful only to perform a 
“reverse engineering” of the device operating regime, that is  to check 
which condition at the transistor CGP is set by the terminations at the EP. 
A power-amplifier designer needs to do the opposite, to set the oper a-
tive condition at the CGP of the transistor and found which termination at 
the EP of the device allows this operative condition. The design could be 
carried out by using CAD models, but only if they allow the access to the 
CGP currents and voltages. However, a number of drawbacks must be 
considered, model inaccuracies first of all. Anyway, models must be ex-
tracted, and the transistor current generator has to be characterized.  
Unfortunately it is not possible to exploit the DC characteristics of the 
transistor of interest, indeed the measured DC current generator response 
18  A  LOW-FREQUENCY HA RM ONIC LOA D -PULL S YS TE M  
 
 
is different than the one at RF. This is essentially due to the presence of 
dispersive phenomena. 
These phenomena, known as low-frequency dispersion, strongly affect 
the electron device current generator response, as seen in Fig. 1.12. These 
effects are mainly due to defects in the device (e.g., impurities, vacancies) 
and self-heating effects [27], so innovative technologies are more afflicted 
by this, because the construction process of the transistor are not fully op-
timized and a lot of defects could be present in the device structures. This 
is the case of Gallium-Arsenide (GaAs) and Gallium-Nitride (GaN) hetero-
junction electron devices. These field effect transistors can manage higher 
power densities at higher frequencies than silicon electron devices [28], 
because the device structure is designed to create the channel in a non-
doped region, where electron mobility is very high [29], so they are of 
common use in microwave electronics. 
The solution is to perform the characterization at a frequency where 
the reactive effects of the device access structures are still negligible, but 
higher than the cut-off frequency of the low-frequency dispersion effects. 
As demonstrated in literature, a measurement frequency of few megahertz 
generally fulfils these requirements [30].  
Settled the working frequency, the design of the characterization sys-
tem can be discussed: 
BA S IC S TRUCTURE : an NVNA-like structure has been used, because it 
grants great flexibility and the access at all the variables of interest. 
A CQUIS ITION SYSTEM : as the working frequency is low there is no need 
of down-conversion. A commercial medium-performance ADC is 
able to accurate digitize the signal directly at the excitation frequen-
cy, so a 4 channel real-time oscilloscope is exploited to acquire the 
reflected and incident waves at the input and output port of the 
DUT. 
LOA D  TERM INA TION CONTROL : the load can be controlled both with 
passive and active techniques. Conventional tuners are not usable 
at these frequencies, because the length of the internal transmission 
line would be tens of meters, so a simple resistor, or a controlled 
switched resistor matrix, could be connected to the output of the 
DUT. This solution is very simple and also allows to characterize 
high-power transistors (above tens of watt) with a low -cost setup 
[31] but it is not possible to have a fine control of the load termina-
tion. Moreover, the resulting system has not the capability to im-
pose the harmonic terminations.  
 To overcome these problems an active load-control technique can 
be applied. To reduce the components needed, an open loop tech-
nique has been applied, with some differences: the tr iplexer is un-
necessary, because at low-frequency an arbitrary function generator 
is not expensive and can impose at its output a signal with all the 
harmonic components needed; also the circulator is not present b e-
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Fig. 1.13 Large-Signal low-Frequency harmonic load-pull setup. The basic 
structure is similar to an oscilloscope -based NVNA with a 2-
channels function generator as a source. All the instruments are 
controlled by a software running on a PC. 
 
 
 
 
 
 
cause it is not practical at low frequency (for the same reason of the 
tuner). So the amplifier must have the capability to work with very 
high VSWR (i.e., its output termination is always negative). 
CA LIBRA TION : it has been found that at such a low frequency a simple 
characterization procedure can take the place of a rigorous calibra-
tion, moreover the oscilloscope acquisition channels can be treated 
as ideal [30]. This is a great advantage: complex non-linear calibra-
tions are not needed, thus the measurements can be carried out 
with good accuracy with only the compensation of the passive 
structures, whose effects are simply measurable (e.g., by a Vector 
Network Analyzer (VNA)). 
The system previously described is represented in Fig. 1.13. In particu-
lar, a dual-channels arbitrary-function source can independently provide 
arbitrary waveforms in the frequency range [1 mHz–120 MHz]. A 30-W 
power amplifier (PA) is cascaded to the device output port excitation; this 
PA can operate with strongly mismatched loads and was selected in order 
to allow the characterization of device up to some watt of output power 
(even if the maximum output power is 30 W the mismatch reduces the ef-
fective power transfer). Two wideband (10 kHz–400 MHz) dual direction-
al couplers monitor the DUT incident and reflected waves, which are ac-
quired by means of a four-channel digital oscilloscope (4 GSa/s). A high-
resolution (4 uV; 20 fA) and accurate (V: 0.05%, I: 0.2%) DC source pr o-
vides the bias for the device-under-test (DUT). To ensure DC and RF path 
isolation, two wideband (200 kHz–12 GHz) bias-tees are used in the se-
lected frequency range. In Fig. 1.13 the two 4-port passive networks that 
must be characterized in order to get the all the needed information at the 
device plane are marked with the labels 𝑆4𝑥4
𝑂𝑈𝑇  and 𝑆4𝑥4
𝐼𝑁 . 
In the following part of this section the control algorithm of the setup is 
presented. Successively, an application of this setup for power amplifier 
design is proposed, then the setup is exploited for fast -trap characteriza-
tion on transistor of various technologies. 
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Fig. 1.14 Incident and reflected waves at the DUT output. 
 
Fig. 1.15 Model of the output section of the setup (a) and its approxima-
tion (b) used for the algorithm formulation. 
 
 
 
 
 
 
 
1.3.1 Multi-harmonic load-termination control algorithm. 
As said before the load-termination control is carried out with an open-
loop technique. This approach requires fewer components (i.e., no variable 
attenuator, phase-shifter, loop coupler) than the active loop solution, but 
the control algorithm is more critical. This is because, as represented in 
Fig. 1.14, the system has the ability to control only the incident wave at the 
output of the DUT and not the reflected wave. Due to this problem it’s not 
possible to know “a priori” which is the incident wave to apply  at the out-
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Fig. 1.16 Algorithm that exploiting one of the formulation described syn-
thesizes an output load at a desired frequency. “Values” stand for 
the amplitude and phase to apply at the signal-generator outputs. 
 
 
 
 
 
 
 
 
put in order to synthesize the desired impedance. As a consequence, the 
solution must be found with an iterative algorithm. 
Several solutions have been explored and two algorithms have been 
implemented. 
A model of the output section of a transistor connected to the charac-
terization setup is reported in Fig. 1.15a. In a first-order approximation the 
impedance 𝑍𝑃 is negligible, because in most of the operative conditions it 
is largely bigger than the synthesized impedance. Also 𝑍𝑆, representing 
the cable series-impedance can be neglected, as widely lower than the 
generator input impedance (i.e., the reference impedance 50 Ω). These as-
sumptions simplify the output section of the device, as seen in Fig. 1.15b, 
and lead to the first algorithm which is based on the following formula-
tion: 
 
𝑍𝐷𝑈𝑇(𝜔0 ) =
𝑣𝐷(𝜔0)
𝑖𝐷(𝜔0 )
=
𝑣𝐺𝐸𝑁(𝜔0)
𝑖𝐷(𝜔0 )
+ 50 Ω
     
→ 
     
→ 𝑣𝐺𝐸𝑁(𝜔0 ) = (𝑍𝐷𝑈𝑇(𝜔0 ) − 50 Ω) ⋅ 𝑖𝐷(𝜔0 ) 
, (1.9) 
Thus, known the output current of the device 𝑖𝐷(𝜔0 ), it is possible to find 
the desired impedance 𝑍𝐷𝑈𝑇(𝜔0 ) at the desired frequency 𝜔0  by setting 
the generator voltage 𝑣𝐺𝐸𝑁(𝜔0 ). 
Naturally this approximation is too strong to be used to find directly 
the desired impedance, but it can be exploited in an algorithm, that itera-
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Fig. 1.17 Simplified model of the output section of the measurement 
setup with the power amplifier. 
 
 
 
 
 
 
 
tively employs the above formula. As reported in the flux-diagram in Fig. 
1.16 the algorithm starts by applying a default excitation signal, then cal-
culates the generator excitation voltage from the current measured in the 
previous iteration. It has been empirically found that this algorithm has 
good convergence properties in the practical cases of interest. 
If a power-amplifier is needed at the drain section of the DUT, its effect 
must be taken into account. To this end, the amplifier is modeled as 
shown in Fig. 1.17, where the output impedance 𝑍𝑂𝑈𝑇
𝐴𝑀𝑃  is supposed con-
stant and known, whereas the amplification 𝐴𝐴𝑀𝑃 , complex number, is 
measured at every iteration as the ratio between the incident wave im-
posed at the generator and the incident wave at the output of the amplifi-
er. So it is still possible to exploit the formulation (1.9) even in this case, 
with small differences: 
 
𝑍𝐷𝑈𝑇(𝜔0 ) =
𝑣𝐷(𝜔0 )
𝑖𝐷(𝜔0 )
=
𝐴(𝜔0 ) ⋅ 𝑣𝐺𝐸𝑁(𝜔0 )
𝑖𝐷(𝜔0 )
+ 𝑍𝑂𝑈𝑇
𝐴𝑀𝑃 (𝜔0 )
     
→ 
     
→  𝑣𝐺𝐸𝑁(𝜔0 ) = (𝑍𝐷𝑈𝑇(𝜔0 )
− 𝑍𝑂𝑈𝑇
𝐴𝑀𝑃(𝜔0) ) ⋅ 𝑖𝐷(𝜔0 )/𝐴(𝜔0 )   
. (1.10) 
If a high-impedance (i.e., an open) has to be synthesized the impedance 
𝑍𝑃 in Fig. 1.15a is not negligible and the formulations in (1.9) and (1.10) are 
no more valid. In this case another algorithm can be applied: if the device 
output termination module is an open circuit/high impedance 
no/negligible current flows, so it can be concluded that: 
 
𝑣𝐷(𝜔0 ) ≃ 𝑣𝐺𝐸𝑁(𝜔0 )  →  𝑣𝐺𝐸𝑁(𝜔0 )
= 𝑣𝐷(𝜔0) 
, (1.11) 
because the voltage drop on the 50 Ω resistance or the 𝑍𝑂𝑈𝑇
𝐴𝑀𝑃  is negligible. 
Like in the previous case this formulation is used in an iterative algorithm 
where at each step equation (1.11) is imposed until the desired impedance 
has been found. 
In both of the presented algorithms, to improve the convergence, a 
step-limitation is used. So the maximum distance between two steps (i.e., 
|𝑣𝐺𝐸𝑁(𝑘) − 𝑣𝐺𝐸𝑁(𝑘 − 1)|) is limited. 
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These algorithms can be exploited to control simultaneously up to 
three harmonic terminations by simply running three instances of the a l-
gorithm together, each one working on a specific frequency. 
A characterization-setup control program has been developed. This 
program controls the instrumentation in Fig. 1.13 and implements the al-
gorithms previously described, giving the possibility to control the output 
terminations at the fundamental frequency and at the second and third 
harmonics (i.e., 2 MHz, 4 MHz, 6 MHz). 
In the following section the described setup will be exploited to design 
a high-efficiency microwave power amplifier. 
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TABLE I 
0.25-µm GAN HEMT TECHNOLOGY SPECIFICATIONS 
  
Quantity Value 
  
Breakdown Voltage 70 V 
Pinch-off Voltage -4 V 
𝐼𝐷𝑠𝑠  1 A/mm 
Saturated Output Power 5 W/mm 
  
 
Fig. 1.18 Grid of impedances measured at the fundamental frequency of 
2 MHz (circles) for a 1.25-mm periphery 0.25-µm GaN HEMT 
biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. Impedances corresponding to 
an output power level of at least 5 W (filled circles) and corre-
sponding efficiency values. 
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1.3.2 Class-F PA design 
The class-F PA design here presented is based on a discrete 1.25-mm 
periphery 0.25-µm GaN on SiC HEMT, whose main foundry specifications 
are summarized in Table I. 
The GaN HEMT was biased under class-AB condition  
(𝑉𝐺0  = -3.9 V, 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA ) and a LF load-pull characterization 
of the device intrinsic resistive core was carried out. To this end, by ex-
ploiting the harmonic active load-pull setup in Fig. 1.13, the 2-MHz im-
pedances shown in Fig. 1.18 were synthesized. For each of the thirty im-
pedances synthesized at the fundamental frequency, the second harmonic 
impedance was settled to be a short circuit and the third one to be a high-
impedance termination. All the experimentally synthesized impedances 
perfectly match with class-F theoretical formulation [23], [24] and [32].  
Once the LF characterization phase was concluded, all information in 
terms of output power, drain efficiency, maximum gate-drain voltage, etc., 
was available and LF load-pull contours were drawn to evaluate the de-
vice performance. The design target was to obtain as maximum power as  
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Fig. 1.19 Constant output power (left) and efficiency (right) contours at 
constant minimum gate-drain voltage 𝑉𝐺𝐷 = -69 V. Measurements 
carried out at 2 MHz for a 1.25-mm periphery 0.25-µm GaN 
HEMT biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. 
 
Fig. 1.20 LF measurements (solid line) for the load impedance 𝑍𝐿 = 103 - 
j*0.4 Ω as a function of increasing input power under class -F op-
eration performed on a 1.25-mm periphery 0.25-µm GaN biased 
at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. The load-lines are superimposed to DC 
characteristics (𝑉𝐺𝑆 swept from -5 V to 0 V step 0.5 V). 
 
0
.2
0
.5
1
.0
2
.0
5
.0
+j1.0
-j1.0
0.0

 
 
1.8
2.4
3.1
3.7
4.3
4.9
5.5
0
.2
0
.5
1
.0
2
.0
5
.0
+j1.0
-j1.0
0.0

 
 
45.6
51.6
57.6
63.6
69.6
75.6
81.6
10 20 30 40 50 600 70
0.2
0.4
0.6
0.0
0.8
Drain Voltage [V]
D
ra
in
 C
u
rr
e
n
t 
[A
]
possible for the selected device (1.25-mm periphery) with the maximum 
efficiency achievable: 5 W (~37 dBm) has been considered a reasonable 
target for the output power. Efficiency values for the selected output pow-
er level are shown in Fig. 1.18.  
It should be pointed out that only nine impedances get the target. The 
reason is essentially related to reliability constraints since, for the remain-
ing impedances, the compliances related to the maximum gate-source or 
gate-drain voltage are reached. In order to clarify this important aspect, 
Fig. 1.19 shows the output power and efficiency contours for the fixed, 
maximum 𝑉𝐺𝐷  value of 69 V (value close to the breakdown voltage in Ta-
ble I). In the left of Fig. 1.19 it can be noticed that the maximum 5.5 W 
output power, corresponding to a 68.4 % drain efficiency, is achieved at 
𝑍𝑃
𝑙,𝐶𝐺𝑃 ≃ 75 Ω, whereas from the right of Fig. 1.19 the optimal efficiency 
condition (81.6 %) is found at 𝑍𝐸
𝑙,𝐶𝐺𝑃 ≃ 103 Ω which corresponds to 5.4 W 
output power. Since the target is to maximize the efficiency obtaining as 
much power as possible, 𝑍𝐸
𝑙,𝐶𝐺𝑃  has been chosen for the design phase. 
The optimum impedances are 103-j0.4 Ω for the fundamental, 0.3+j0.1 
Ω for the second harmonic and 344+j515 Ω for the third harmonic. As can 
be seen, short and open circuits are synthesized at the second and third 
harmonic, respectively.  
26  A  LOW-FREQUENCY HA RM ONIC LOA D -PULL S YS TE M  
 
 
 
Fig. 1.21 LF time-domain voltage (solid line) and current (symbols) wave-
forms at the device CGP for the highest value of input power, 
corresponding to the synthesized class-F operating mode (load-
ing condition of Table II) performed on a 1.25-mm periphery 
0.25-µm GaN HEMT biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. 
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Fig. 1.20 shows the trajectories of the load-line synthesized at the ED 
intrinsic resistive core as a function of the input power sweep. The meas-
ured load-line for the highest value of input power was compared with 
the one obtained by exploiting the foundry model which predicts 6.9 W 
output power with a drain efficiency of 90 % (dotted line in Fig. 1.20). It is 
well evident the poor predictive capability of the foundry model which is, 
usually, tailored for class-A or AB design. As previously said, thermal and 
trapping phenomena make the identification of a global and accurate 
model for the current generator [33], [34] very difficult. Fig. 1.21 shows the 
measured LF time-domain voltage and current waveforms referred to the 
CGP: it is well evident that such electrical variables satisfy the minimal-
overlapping condition imposed by class-F operation. 
The obtained LF electrical variables corresponding to each termination 
were elaborated in order to obtain the termination at the EP at the design 
frequency of 2.4 GHz for the selected class-F operating mode. 
Referring to Fig. 1.11, the previous characterization has gathered (ne-
glecting the parasitic network resistive elements, anyway easily de-
embeddable) the vectors of the resistive-core currents [𝑖(𝑘𝐿𝐹 )]
𝑟 : 
 [𝑖(𝑘𝐿𝐹 )]
𝑟 = [𝑖𝐺(𝑘𝜔𝐿𝐹 )
𝑟 𝑖𝐷(𝑘𝜔𝐿𝐹 )
𝑟] , (1.12) 
(where k represents the harmonic index) and the associated vector 
[𝑣(𝐿𝐹 )]
𝑟  of the resistive-core voltages: 
 [𝑣(𝑘𝐿𝐹 )]
𝑟 = [𝑣𝐺𝑆(𝑘𝜔𝐿𝐹)
𝑟 𝑣𝐷𝑆 (𝑘𝜔𝐿𝐹 )
𝑟] . (1.13) 
It is worth noticing that the resistive-core contribution is actually fre-
quency independent. As a consequence: 
 [𝑣(𝑘𝐿𝐹 )]
𝑟 = [𝑣(𝑘𝑅𝐹 )]
𝑟;[𝑖(𝑘𝐿𝐹)]
𝑟 =
[𝑖(𝑘𝑅𝐹 )]
𝑟 
. (1.14) 
As resistive and capacitive core are connected in parallel, the resistive 
core voltage vector and the capacitive-core voltage vector are equal to the in-
trinsic voltage vector: 
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Fig. 1.22 Grid of impedances at the fundamental frequency of 2.4 GHz obtained 
from the measurement grid in Fig. 1.18 for a 1.25-mm periphery 0.25-µm 
GaN HEMT. For each impedance synthesized at the fundamental fre-
quency f1 (square), the second harmonic f2 (c ircles) and the third one (f3) 
(dots) are shown. 
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 [𝑣(𝑘𝑅𝐹 )]
𝑐 = [𝑣(𝑘𝑅𝐹)]
𝑟 =  [𝑣(𝑘𝑅𝐹 )]
𝑖 . (1.15) 
Exploiting the foundry model (EE_FET3 [35], the vector [𝑣(𝑘𝑅𝐹 )]
𝑖  of 
the intrinsic voltages can be applied to the capacitive-part description in 
order to achieve the device capacitive-core currents [𝑖(𝑘𝑅𝐹 )]
𝑐.  
The vector [𝑖(𝑘𝑅𝐹 )]
𝑖of the total intrinsic currents (resistive-core currents 
plus capacitive-core currents) can now be simply calculated by: 
 [𝑖(𝑘𝑅𝐹 )]
𝑖 = [𝑖(𝑘𝑅𝐹 )]
𝑟 + [𝑖(𝑘𝑅𝐹)]
𝑐 , (1.16) 
and, since all the electrical variables at the intrinsic device are known, the 
extrinsic electrical variables [𝑣(𝑘𝑅𝐹 )]
𝑒  and [𝑖(𝑘𝑅𝐹 )]
𝑒can be obtained by 
exploiting the 4-port parasitic network description 𝐻(), also derived 
from the foundry model: 
 
{
[𝑣(𝑘𝑅𝐹 )]
𝑒
 [𝑖(𝑘𝑅𝐹 )]
𝑒} = 𝐻(𝑘𝜔𝑅𝐹) × {
[𝑣(𝑘𝑅𝐹 )]
𝑖
[𝑖(𝑘𝑅𝐹 )]
𝑖
} . (1.17) 
Once the extrinsic electrical variables are known, the load impedance 
(similar considerations can be done for the source impedance) at the fun-
damental and harmonic frequencies can be obtained: 
 
𝑍𝑙(𝑘𝜔𝑅𝐹) = −
𝑉𝐷𝑆
𝑒 (𝑘𝜔𝑅𝐹 )
𝐼𝐷𝑆
𝑒 (𝑘𝜔𝑅𝐹)
 . (1.18) 
Fig. 1.22 shows the grid of impedances at the fundamental frequency 
of 2.4 GHz, resulting from the computation of the LF grid reported in Fig. 
1.18. It is evident how much different second and third harmonic values 
are with respect to short and open circuit synthesized at the CGP. 
At this point all the information in terms of output power, efficiency, 
PAE, gain etc. is available at the design frequency of 2.4 GHz and can be 
conveniently exploited to find the optimal impedance. 
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Fig. 1.23 Constant power contours (left) and constant efficiency contours 
(right) for the minimum gate -drain voltage 𝑉𝐺𝐷 = -69 V, both ob-
tained at 2.4 GHz for a 1.25-mm periphery 0.25-µm GaN HEMT 
biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. 
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41.3
47.9
54.5
61.1
67.7
74.4
81
TABLE II 
COMPARISON BETWEEN SELECTED CURRENT GENERATOR LOAD 
IMPEDANCE AND EXTRINSIC ONE AS A FUNCTION OF FREQUENCY 
   
CGP load impedance 
[Ω] 
Frequency [GHz] 
Extrinsic load 
impedance [Ω] 
   
103 - j 0.4 2.4 57 + j 45.4 
0.3 + j 0.1 4.8 1.4 – j 11 
344 + j 515 7.2 2.3 + j 29.7 
   
  
 
As shown for the CGP measurements (f1 = 2 MHz), Fig. 1.23 reports 
output power and drain efficiency contours for the fixed 𝑉𝐺𝐷  value of 69 V 
at the design frequency of 2.4 GHz. In the left of Fig. 1.23, a maximum 
output power of 5.5 W and a corresponding 68 % drain efficiency are 
achieved at 𝑍𝑃
𝑙,𝐸𝑃  = 50.6+j*29.9 Ω, whereas from the right of Fig. 1.23 the op-
timal efficiency condition is found at 𝑍𝐸
𝑙,𝐸𝑃  =57 + j*45.4 Ω which corre-
sponds to 81 % drain efficiency and 5.4 W output power. It is evident that 
the impedance providing the best efficiency for this application is repr e-
sented by the value 𝑍𝐸
𝑙,𝐸𝑃  which will be synthesized with the PA output 
matching network (OMN). It should be pointed out that the optimal im-
pedance 𝑍𝐸
𝑙,𝐸𝑃  found at the design frequency is the 𝑍𝐸
𝑙,𝐶𝐺𝑃  after elaboration 
from “intrinsic” to “extrinsic” (section II). The procedure is applied to the 
whole impedance grid in order to draw contours at 2.4 GHz.  
Table II shows the optimum extrinsic load terminations at the fr e-
quency of 2.4 GHz compared to the CGP terminations. It must be outlined 
that information on the CGP impedance values is not directly deducible 
from the extrinsic data. As an example, the obtained third harmonic high 
impedance condition at the intrinsic device, typical of class -F operating 
mode, is not easily evincible from its extrinsic value. This is the reason 
why large-signal measurements carried out at the design frequency cannot 
give useful information at the CGP, unless a rigorous nonlinear de-
embedding procedure is adopted [25], [26]. 
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Fig. 1.24 Extrinsic time-domain voltage (continuous line) and current (cir-
cles) waveforms at the device drain extrinsic terminal for the 
highest value of input power, at the design frequency of 2.4 GHz 
(loading condition of Table III) obtained for a 1.25-mm periphery 
0.25-µm GaN HEMT HEMT biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 = 10 mA. 
 
 
Fig. 1.25 Source (left) and load (right) impedances evaluated in the fre-
quency range 2.3 – 2.5 GHz: fundamental (stars), second (trian-
gles) and third (circles) harmonic termination trajectories for a 
1.25-mm periphery 0.25-µm GaN HEMT biased at 𝑉𝐷0  = 32 V, 𝐼𝐷0 
= 10 mA. 
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Moreover, as clearly shown in Fig. 1.24, by observing extrinsic voltage 
and current time-domain waveforms at the design frequency of 2.4 GHz, it 
is very difficult to assert that the GaN HEMT is working in class-F opera-
tion, whereas this is well evident by looking at the same electrical varia-
bles referred to the CGP (Fig. 1.21).  
Successively the electrical variables corresponding to the optimum 
loading condition at the CGP have been computed in the frequency range 
2.3-2.5 GHz. Fig. 1.25 shows the trajectories of the fundamental, second 
and third harmonic input (a) and output (b) impedances in this frequency 
range. Fig. 1.25 also shows the terminations to be synthesized at the ex-
tremes of the considered bandwidth corresponding to fundamental fr e-
quencies of 2.3 GHz and 2.5 GHz. In particular, the source impedance has 
been chosen equal to the conjugate of the large-signal ED input imped-
ance, over the whole bandwidth. 
The designed GaN class-F PA was manufactured on a HF laminate. 
Fundamental and harmonic target impedances have been synthesized in 
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Fig. 1.26 Realized GaN class-F hybrid power amplifier. 
 
 
 
 
 
 
 
 
 
 
 
 
 
the frequency range 2.3 – 2.5 GHz by means of simple topologies for both 
the input (IMN) and output matching network (OMN). It must be ob-
served that, once the trajectories over the frequency of fundamental and 
harmonic impedances have been computed by exploiting the proposed 
approach, an arbitrarily large bandwidth could be obtained in theory by 
increasing the topological complexity of the IMN and OMN. Nevertheless, 
since the aim of this work is to demonstrate the effectiveness of the pr o-
posed technique, we privileged the use of simple topologies for the IMN 
and OMN.  
A photograph of the realized class-F PA is shown in Fig. 1.26. The PA 
delivers an output power greater than 36 dBm (~ 4 W) with a drain effi-
ciency greater than 55% over the frequency range of 2.3 – 2.5 GHz, with a 
maximum of 36.9 dBm and 74% at 2.45 GHz. Moreover, if the PA band-
width is considered in the frequency range 2.375 – 2.475 GHz, the meas-
ured efficiency is always greater than 70%, while the output power is nev-
er lower than 36.9 dBm. 
With the aim of comparing the experimental performance of the PA 
with the predicted ones, which are referred to the ED ports, both meas-
ured output power and drain efficiency were de-embedded from the loss-
es of the OMN. Fig. 1.27 shows the comparison between the performance 
of the PA with and without considering the matching networks. 
As a matter of fact, an output power greater than 36.4 dBm with a drain 
efficiency greater than 61% were registered over the frequency range 2.3 – 
2.5 GHz. The peak value of the output power and drain efficiency were, in 
this case, 37.4 dBm and 84% respectively. Besides, in a smaller range of 
frequencies (2.375 -2.475 GHz), efficiency is always greater than 80% and 
output power is never smaller than 37.3 dBm (5.4 W). Experimental per-
formance at the ED reference plane are in very good agreement with the 
predicted ones (37.3 dBm and 81 %), based on the LF load-line characteri-
zation. 
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Fig. 1.27 Measured output power and drain efficiency of the realized PA 
across the bandwidth 2.3 – 2-5 GHz at the PA plane (bold and 
dotted lines respectively) and ED plane (circles and triangles re-
spectively). 
 
Fig. 1.28 Measured output power and drain efficiency of the realized class-
F PA at the ED plane (dots and circles respectively) compared to 
the one predicted by the proposed technique (solid line and 
dashed line respectively). 
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Finally, Fig. 1.28 shows the comparison between measured and predict-
ed output power and drain efficiency sweeps at 2.45 GHz, frequency  
where the impedance values reported in Fig. 1.25 have been more accu-
rately synthesized since the best performance is reached. The excellent 
agreement between data definitely confirms the validity of the proposed 
load-pull technique. 
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Fig. 1.29 Qualitative example of a load line with the indication of trapping 
and de-trapping phenomena. 
1.3.3 Characterization of Charge-Trapping Effects in GaN FETs 
In GaN devices asymmetries existing between capture and release time 
constants have been largely discussed. In particular, the capture process 
seems very fast (e.g., nanoseconds [36], [34]), whereas electrons are re-
leased with time constants even in the order of several seconds, well b e-
yond the period of the typical signals which excite the device [34], [37]. 
Pulsed measurements [38], are the typical approach to characterize 
fast-trapping phenomena whose main consequence is the reduction of the 
maximum drain current achievable under RF operation and a variation of 
the slope of the dynamic I/V characteristics in the saturation region with 
respect to the DC ones. 
The minimum and maximum values of the intrinsic gate and drain 
voltage waveforms (i.e., vgs and vds, that are dynamically reached under ac-
tual operating conditions), determine the intensity of the fast -trapping 
phenomena [36], [34]. Therefore, to characterize the actual device I/V char-
acteristics through pulsed measurements, they must be performed not on-
ly by fixing the selected bias condition, but also accounting for the vgs and 
vds peak values the device will experience under its optimum operation. In 
other words, this approach requires the knowledge of the operating condi-
tion the device will operate under, which is clearly not known a priori. 
Moreover, under pulsed-bias operation the device thermal state is differ-
ent from the one corresponding to device realistic operation in typical mi-
crowave circuits (e.g., power amplifiers). Nevertheless, pulsed setups rep-
resent a valid approach for low -frequency dispersion characterization [39]. 
As an alternative, the effects of fast-trapping phenomena can be accurately 
characterized by exploiting the setup reported in Fig. 1.13. 
In Fig. 1.29, a qualitative example of a load line measurable with the LF 
setup is shown. As the load line reaches the pinch-off region, gate and 
drain voltages approach their minimum and maximum value respectively, 
inducing the fast-trapping process. The de-trapping process should occur 
as the DUT dynamic operation turns from this condition. 
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Fig. 1.30 Load lines (upper) and DC drain current (lower) as a function of 
the maximum magnitude of the gate-drain voltage measured on 
the Triquint 0.35 × 600 μm2 GaN HEMT for a load impedance of 
50 Ω (red), 100 Ω (blue) and 150 Ω (green). It’s well evident the 
current drop for low-input power due to trapping effects. The bi-
as point is 𝑉𝐷0 = 25 V, 𝐼𝐷0 = 100 mA. 
However, due to the long-time constants of this phenomenon if com-
pared with the period of the exciting signals (i.e., 500 ns), electrons cannot 
break free before the device reaches the pinch-off region once again in the 
following period. In this way, the effects of both slow - and fast-trapping 
phenomena [36] are gathered by the LF measurements in the same operat-
ing condition occurring at RF. 
The upper part of Fig. 1.30 reports some terminations synthesized at 
the output of a Triquint 0.35×600 μm2 GaN HEMT at the frequency of 2 
MHz for a load impedance of 50 Ω, 100 Ω and 150 Ω at various input-
power values. The average drain current, (i.e., 𝐼𝐷0) as a function of the 
magnitude of the minimum intrinsic gate-drain voltage dynamically 
reached for each load line (i.e., |𝑣𝐺𝐷
𝑀𝐼𝑁 | to take into account both the mini-
mum value of 𝑣𝐺𝑆  and the maximum one of 𝑣𝐷𝑆  ) is depicted in the lower 
part of Fig. 1.30. 
It is evident its initial drop for lower input power levels, where the 
load lines have not yet reached either the linear region or the pinch-off re-
gion of the I/V characteristics. This is considered one of the most im-
portant evidences of fast-trapping phenomena [34] and, as here shown, it 
can be easily captured by the LF measurement system. It is remarkable 
that, despite each measurement refers to a very different operating condi-
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Fig. 1.31 Load lines (upper) and DC drain current (lower) as a function of 
maximum magnitude of the gate-drain voltage measured on the 
Selex ES 0.5 × 1000 μm2 GaN HEMT for a load impedance of 50 Ω 
(red), 100 Ω (blue) and 150 Ω (green). It’s well evident the current 
drop for low-input power due to trapping effects. The bias point 
is 𝑉𝐷0  = 25 V, 𝐼𝐷0 = 160 mA. 
 
tion, the initial current-drop shape of each curve is perfectly superimposed 
to the others. In this part of the plot, the influence of the variation of the 
device thermal state is still very limited, since the measured efficiency re-
mains below 10%. 
The trend of the curves reported in Fig. 1.30 is consistent with the con-
ventional interpretation of the fast-trapping phenomena, according to 
which charge trapping produces a back-gating effect [40], [41] that be-
comes evident in the reduction of 𝐼𝐷0 even under a small-signal regime. In 
fact, we can interpret the reduction of the current as if the bias-point of the 
device (i.e., 𝑉𝐺0 ) were dynamically changed during the power sweep, in 
accordance with the minimum value of the gate-drain voltage. From Fig. 
1.30, it is also evident, especially for higher impedances, a saturation 
mechanism. For instance, for the 150-Ω load, 𝐼𝐷0 decreases up to |𝑣𝐺𝐷
𝑀𝐼𝑁| = 
37 V and remains approximately constant between this value and |𝑣𝐺𝐷
𝑀𝐼𝑁| = 
42 V. It has to be noticed that in this voltage range the load lines have not 
yet reached the pinch-off region, which determines the typical conversion 
of 𝐼𝐷0 in a power sweep measurement. 
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Fig. 1.32 DC drain current (lower) as a function of maximum magnitude 
of the gate-drain voltage measured on the 0.25 × 600 μm2 GaN 
HEMT by UMS for various load terminations (upper). It’s well 
evident the current drop for low-input power due to trapping 
effects. The bias point is 𝑉𝐷0 = 25 V, 𝐼𝐷0 = 150 mA. 
 
To have a rough evaluation of the manufacturing process it could be of 
interest to perform these measurements on transistors from different 
manufacturers. As these effects are due to defects in the transistor struc-
ture, a technology with a reduced number of defects should present a re-
duced drop of 𝐼𝐷0. 
Fig. 1.31 reports the same measurements in Fig. 1.30 but carried on a 
0.5×1000 μm2 GaN HEMT by Selex ES. 
For |𝑣𝐺𝐷
𝑀𝐼𝑁| = 40 V the device by Triquint presents a current drop of 
20 mA, the 20% of the initial DC current, on the other hand for the same 
|𝑣𝐺𝐷
𝑀𝐼𝑁 | the device by Selex ES has a current drop of 30 mA, more or less the 
19% of initial DC current. So even if the current drop seems more evident  
for the Selex ES transistor, in percentage the magnitude of the phenome-
non is comparable.  
A similar analysis was performed on a 0.25×600 μm2 GaN HEMT by 
UMS; this technology is the most recent one of those considered in this 
study. Nine load terminations were synthesized, reported in the upper 
part in Fig. 1.32. The DC drain current is reported in the lower part in Fig. 
1.32. The trend is similar to the one measured for the two previous devic-
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es, but the current drop is lower at |𝑣𝐺𝐷
𝑀𝐼𝑁| = 40 V, about 20 mA, that is the 
13% of the initial small-signal current, thus the 0.25 technology by UMS 
has fewer defects in the transistor structures than the other two technolo-
gies considered. 
In conclusion, with the setup described in this chapter, fast trapping 
phenomena in III-V transistors can be also analyzed. These phenomena, 
besides affecting transistor performance, can be used to evaluate the tech-
nology process. It is worth noticing that the technology in which a fewer 
number of defects was found is also the latest. 
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Fig. 1.33 Classic bias tee (a) and proposed “active” bias tee (b) block dia-
gram. 
 
Fig. 1.34 Generic circuit diagram of an active inductor (a) and feedback 
network block diagram (b). 
 
 
 
 
 
1 .4  EX T E N S IO N O F  T H E L F  S ET U P T O V ERY  L OW  F R EQUENCIES  
In the previous section a fast-trapping effects characterization using the 
proposed setup has been presented. Nevertheless, also very low-
frequency dispersive phenomena characterization is of interest. As an ex-
ample, in radar and telecommunication applications long-term memory 
effects afflict PA performance, resulting for example in asymmetry in in-
termodulation sidebands, or collapse of the DC drain current in pulsed bi-
as radar operation [42]. Part of these effects can be related to the transistor 
thermal and trapping states. As a consequence, there is a great interest by 
the microwave community on the characterization of this kind of phe-
nomena, in order to build models for the accurate prediction of device b e-
havior [27]. Unfortunately, assembling a suitable measurement setup for 
the identification of these models is very complicated, in fact great efforts 
have been spent by the microwave researcher community for developing 
setups able to characterize transistors at very low frequencies. The major 
problem is coupling and decoupling signals and bias. Commercial bias-
tees bands have a lower frequency of tens of kilohertz; instead, to correctly 
measure low-frequency dispersive phenomena a bias-tee capable to oper-
ate at tens of hertz is needed. Various solutions have been pr oposed based 
on a resistive approach [42] or active inductor [43]. 
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Fig. 1.35 Active inductor impedance magnitude versus frequency for dif-
ferent bias conditions of the transistor in Fig. 1.34a. 
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A novel bias tee design will be presented here which is based on an ac-
tive inductor. In particular, the circuit operation is described and the per-
formance is verified by extensive empirical characterization. Different  ex-
perimental examples under small- and large-signal operation are also re-
ported in order to demonstrate the suitability of the proposed bias-tee in 
actual application contexts. 
1.4.1 Active Bias Tee 
The schematic of a classic bias tee is shown in Fig. 1.33a. In order to de-
crease its cutoff frequency one must use very large and high-quality in-
ductors. At very low frequencies the inductance value must be so high 
that it is unpractical and, moreover, there are no commercially available 
components with adequate quality. To avoid this problem we propose an 
active bias tee (ABT), represented in Fig. 1.33b, which uses an active in-
ductor. 
An active inductor can be obtained by using an FET device with a 
high-pass-feedback network between gate and source as shown in the cir-
cuit diagram in Fig. 1.34a. By means of a simple small-signal analysis the 
active inductor impedance can be derived, which shows an equivalent in-
ductance given by: 
 
𝐿𝐸𝑄 =
𝑅𝐺𝐶𝐺
𝑔𝑚 − 𝑔𝐷𝑆
 . (1.19) 
To increase the active inductor performance, two approaches can be 
followed. The first one is to increase the order of the high-pass-feedback 
network (a pi-shape feedback circuit is used). The second one is to select a 
suitable transistor to have low trans-conductance and low output con-
ductance, in order to increase the equivalent inductance, as shown in 
equation (1.19). 
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TABLE III 
ACTIVE BIAS TEE SPECIFICATIONS  
Name  Value 
Impedance  50  
Lower Frequency 5 Hz 
Upper Frequency 400 kHz 
Insertion Loss < 0.10 dB 
Return Loss > 20 dB 
Max DC output Voltage  40 V 
Max DC output Current 1 A 
Max transistor DC Power 10 W 
Supply Voltage  7 – 60 V 
DC Blocking Capacitance  3 mF 
 
 
Fig. 1.36 Return (a) and insertion losses (b), continuous line for S 11, circles 
for S22, of the proposed active bias tee for an output current of 138 
mA and an output voltage of 20 V (Supply voltage 35 V). 
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Unfortunately, these two conditions cannot be simultaneously 
achieved by using a single transistor: thus a suitable transistor cascade is 
required. Both of these approaches are exploited.  
The FET gate voltage is used to control the output  voltage of the active 
inductor; in particular it is necessary to settle the average value of the out-
put voltage. This can be obtained by using a feedback circuit with a low -
pass filter as represented in Fig. 1.34b. 
A dedicated measurement setup was realized for testing the perfor-
mance of the active inductor. In particular, a Vector Network Analyzer 
(VNA) port was connected to the active inductor through a capacitor bank 
while a power resistor acts as load. The calibration plane was placed just 
after the capacitor bank. Additionally, a system to protect the VNA during 
the capacitor charge and discharge was properly designed. The power r e-
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Fig. 1.37 Measurement setup for small signal analysis. 
 
 
sistor was characterized and subsequently de-embedded to obtain the im-
pedance of the active inductor in various operating conditions. 
The impedance magnitude of the active inductor is shown in Fig. 1.35. 
As expected, the inductor, due to its active nature, shows impedance va l-
ues depending on the bias condition of the transistor in Fig. 1.34a. As 
shown in Fig. 1.35 the inductor impedance is greater than 1 kΩ (our de-
sign specification) between 5 Hz and 400 kHz, even in the worst case. 
Please note that 5 Hz is the lowest measurable frequency of the VNA. 
According to Fig. 1.33b we realized the active inductor and a capacitive 
bank using different capacitors in order to increase the bandwidth of the 
system. The insertion and return losses of the designed ABT are shown in 
Fig. 1.36 while Table III reports a summary of its characteristics. 
A big issue is related to system calibration. As shown in Fig. 1.35, the 
impedance of the active inductor is a function of its operating condition. 
We adopted an error correction procedure based on the knowledge of the 
active inductor behavior. In particular, the active inductor is preliminarily 
characterized in terms of S-parameters and considering the selected opera-
tion, so that its contribution can be properly de-embedded. 
With the aim of validating the performance of the designed ABT, sev-
eral transistors were characterized. More precisely, output characteristics 
were measured by placing the ABT at the output of the device under test . 
Small- and large-signal drain side measurements were carried out on a 
12x80x0.25-µm2 GaAs pHEMT and the pulsed bias response was evaluat-
ed on a 8x75x0.25-μm2 GaN HEMT. 
The small-signal measurement setup for performing low -frequency 
characterization must be designed to have a good behavior even at higher 
frequencies. In fact, a poor high frequency termination may result in pos-
sibly harmful oscillations of the DUT. To this end, a four-port passive cir-
cuit (4PPC) has been designed and placed on the gate side to guarantee 
transistor stability. In particular, it is composed of a bias-tee, for properly 
coupling bias (DC) and low-frequency (LF) signals, and a high-pass filter 
terminated with a wideband 50 Ω (HF-port) providing a dissipative ter-
mination up to gigahertz frequencies. The measurement setup is shown in 
Fig. 1.37. 
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Fig. 1.38 Measured real (upper) and imaginary (lower) parts of 𝑌𝐷𝑆 of the 
GaAs device versus frequency (logarithmic) for 𝑉𝐺𝑆0 = - 0.2 V, 
𝑉𝐷𝑆0 = 2.5 V, 𝐼𝐷0 = 210 mA with the extremely low-frequency ABT 
(continuous) and the commercial medium frequency (dotted) bias 
tee, respectively. The ‘x’ point has been derived from DC I/V 
characteristics. 
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The measurements were carried out in two frequency ranges: namely 
extremely low-frequency with the proposed ABT and medium frequency 
with a commercial bias tee. 
The measured output admittance 𝑌𝐷𝑆 of the GaAs transistor is reported 
in Fig. 1.38. The real and imaginary parts show important changes in the 
selected frequency range. These phenomena are essentially caused by dis-
persive effects of the transistor, in particular deep-level traps. 
The 𝑌𝐷𝑆 measurement shows a good agreement between the analysis 
carried out with the ABT and the one with the commercial bias tee in the 
overlapping frequency range. Also the 𝑌𝐷𝑆 DC value, calculated as the 
slope of DC curves around the bias point considered, is in excellent agree-
ment. This result confirms the good performance of the realized ABT in 
small-signal operation. 
The large-signal characterization was performed in the same bias point 
where the small-signal experiment was carried out. In particular, constant 
𝑉𝐺𝑆  dynamic drain current versus drain voltage curves were traced at dif-
ferent frequencies (5 Hz – 400 kHz). Output voltage and current were ac-
quired with oscilloscope probes directly at the output port of the DUT. At 
low-frequency the curves should coincide with the DC output characteris-
tic, while deviating at higher frequencies. This measurement was per-
formed also at megahertz frequencies with the large-signal low-frequency 
setup in [44]. 
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Fig. 1.39 Constant 𝑉𝐺𝑆 (-0.2 V) dynamic 𝐼𝐷 – 𝑉𝐷𝑆  curves at various freque n-
cies for the GaAs device. DC output characteristic at 𝑉𝐺𝑆0=-0.2 V 
is superimposed to the curves. 
 
Fig. 1.40 Response to a typical radar pulse (Frequency = 5 kHz, 𝑇𝑂𝑁 = 
60 µs) of the GaN device. Model predictions using DC data only 
(thin line) are compared with measurements (thick line ). 
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The measured characteristics are reported in Fig. 1.39. The lower fre-
quency curves almost coincide with the DC characteristic, whereas at 
higher frequencies we see a clear variation of the slope, in agreement with 
Fig. 1.38. 
Power amplifiers in radar systems often use pulsed bias technique to 
reduce power consumption and heating. A typical radar bias pulsed 
waveform has harmonic components which lie in the band of low -
frequency dispersion. As a consequence, the response of the active device 
cannot be deduced by its DC characteristics. 
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Fig. 1.41 Measurement setup for pulsed bias response. 
 
 The proposed ABT, having a very low cutoff frequency, allows to 
measure accurately the response of the device. In Fig. 1.40, the response of 
a 8x75x0.25-μm2 GaN HEMT to a pulse excitation (𝑇𝑂𝑁  = 60 µs, duty cycle 
30 %) is reported. In the same figure simulated data are also shown, which 
are obtained by exploiting a model based on the DC device characteristics. 
It is well evident that the DC characteristics are not able to accurately de-
scribe the device slow dynamics under actual operation. The measure-
ment setup is reported in Fig. 1.41. 
In conclusion a 5 Hz - 400 kHz ABT has been designed and realized, 
and its specifications and performance have been discussed in detail. In 
order to assess the suitability of the proposed approach under operating 
conditions of interest for the microwave community, the ABT was exploit-
ed to carry out accurate small- and large-signal measurements on GaAs 
and GaN devices. It is well evident that the proposed bias tee allows to 
reach a clear-cut insight in low-frequency dispersive phenomena affecting 
microwave transistors. 
  
44  A  LOW-FREQUENCY HA RM ONIC LOA D -PULL S YS TE M  
 
 
1 .5  C O N C L U S IO N  
In the first part of this chapter the two most common non-linear char-
acterization techniques have been presented: the Non Linear Vector Net-
work Analyzer (NVNA) and Load- and source-pull characterization sys-
tems. These systems are very useful in a lot of application but, as dis-
cussed in the chapter, are not able to characterize properly an electron de-
vice at the CGP, where the most common design techniques are referred. 
To overcome this problem, a low-frequency large-signal setup with har-
monic load-termination control ability has been presented. This setup is 
useful not only for power amplifier design, as confirmed by the reported 
Class-F PA design example, but also for dispersive phenomena characteri-
zation. In the last part of the chapter a possible extension of the setup to 
lower frequencies has been discussed. In conclusion the proposed charac-
terization setup is a valid instrument for power amplifier design and for 
electron device dispersive phenomena characterization. 
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2  LI NEAR  C HAR ACTERI ZAT ION S ETUP 
A linear network, described as a black-box with unknown internal con-
tent, can be fully characterized by means of quantities measured at the 
network ports (i.e., the network terminals). Once these parameters have 
been determined, the steady-state behavior of the network can be predict-
ed with any exciting conditions within the characterization frequency 
range and provided that suitable interpolation techniques are adopted. 
In low-frequency applications, Z- and Y-parameters are typically used. 
As a matter of fact, these parameters are the most intuitive because direct-
ly relate voltages and currents at the network ports: 
 
𝑉 = 𝑍 ⋅ 𝐼  
          
→   [
𝑉1
𝑉2
] = [
𝑍11 𝑍12
𝑍21 𝑍22
] ⋅ [
𝐼1
𝐼2
]  , (2.1) 
 
𝐼 = 𝑌 ⋅ 𝑉  
          
→   [
𝐼1
𝐼2
] = [
𝑌11 𝑌12
𝑌21 𝑌22
] ⋅ [
𝑉1
𝑉2
]  , (2.2) 
where the subscripts “1” and “2” stand for port 1 and port 2. 
These parameters can be measured by applying suitable conditions at 
the network ports, as an example: 
 
𝑍12 =
𝑉1
𝐼2
|
𝐼1=0
 , (2.3) 
 
𝑌11 =
𝐼1
𝑉1
|
𝑉2=0
 . (2.4) 
Thus the parameter 𝑍12 can be measured as the ratio between the voltage 
at port 1 and the current at port 2 when there is no current at  port 1, so an 
open is connected to port 1. Similar considerations can be made also for 
𝑌22 where a short is connected to port 1. 
At higher frequencies these parameters are no more practical because 
its direct measure is often not possible: a high-reflective termination (as 
open or short circuit) at the input or output of an active microwave device 
leads very often to instability, triggering oscillations that invalidate the 
measurements and could be also harmful for the device under test (DUT). 
Moreover the broadband short and open terminations are often not pract i-
cal, because at high-frequencies the parasitic effects seriously afflict high-
reflective loads. 
To overcome these problems the Scattering Parameters (S-Parameters) 
have been introduces by Kurokawa [1]. These parameters are not the rati-
os between voltages and currents but the ones between the normalized in-
cident waves and reflected waves: 
 
𝑎𝑖 = 𝛼√ℜ(𝑍0) 
𝑉𝑖 + 𝐼𝑖𝑍0
2𝑍0
   , (2.5) 
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𝑏𝑖 = 𝛼√ℜ(𝑍0) 
𝑉𝑖 + 𝐼𝑖𝑍0
2𝑍0
 , (2.6) 
where 𝑉𝑖  and 𝐼𝑖 are the voltage and the current at the port “i”, 𝛼 is an arbi-
trary constant and 𝑍0 a complex reference impedance (usually 50 Ω). 
The linear equations now describing the two-port network are: 
 
𝑏 = 𝑆 ⋅ 𝑎
          
→   [
𝑏1
𝑏2
] = [
𝑆11 𝑆12
𝑆21 𝑆22
] ⋅ [
𝑎1
𝑎2
] , (2.7) 
so the S-parameter of order “i”,“j” is defined as: 
 
𝑆𝑖𝑗 =
𝑏𝑗
𝑎𝑖
|
𝑎𝑗=0
 . (2.8) 
To measure the S-parameters it is necessary to connect to the port j of 
the DUT a load with impedance 𝑍0, to eliminate the components 𝑎𝑗 . If the 
reference impedance is selected as a dissipative load, like 50 Ω , the insta-
bility is avoided in almost all cases and accurate measurements can be car-
ried out. 
It is worth of notice that one time the S-parameters are measured, the 
other parameters (Z-parameters, Y-parameters, ABCD-parameters …) can 
be obtained using the formulations reported in [2]. 
In the first part of this chapter it will be described the instrument ex-
ploited to measure the S-parameters: the Vector Network Analyzer 
(VNA). Successively,  how trapping effects afflict the small-signal parame-
ters will be discussed. In particular, the characterization of the transistor 
output conductance, which is of particular importance in amplifier design, 
will be detailed. In the last part of the chapter the possibility of using a 
neural-network model to predict small-signal low-frequency parameters 
will be discussed. 
 
Fig. 2.1 Block diagram of a 2-port VNA, the signal source excites the DUT 
whereas its incident and reflected waveforms are acquired. 
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2 .1  V E C T OR N E T WOR K A N A LYZ ER  
The VNA is the instrument used to measure the S-parameters of a net-
work.  
The first VNA was introduces during the ‘50 [3], and was composed by 
racks full of instruments and with narrow frequency range. Successively, 
it evolved in the modern VNAs, compact and broadband. Nowadays, an 
example of a state of the art VNA is the N5251A by Keysight technologies; 
it is able to perform measurements up to 110 GHz and 1.1 THz with exter-
nal millimeter probe extensions [4]. 
A basic diagram of a VNA is reported in Fig. 2.1. The main compo-
nents are: 
S IG NA L SOURCES , one or more, the signal frequency has to be controlla-
ble, and the signal purity must be adequate for the measurement; if 
a single source is shared between more ports, one or more switches 
must be used. 
D IRECTIONA L COUPLERS , one for each port, they pick up a portion of the 
incident and reflected waves at the DUT ports. 
RECEIV ERS , they acquire the incident and reflected waves feed by the 
coupler; usually the acquisition is performed al low frequency, so 
they often incorporate a down-conversion system. 
A  CA LIBRA TION TECNIQ UE : measuring a phase shift of 1° on a DUT 𝑆11 
connected to the VNA by a 1 m Teflon cable is like to weigh 300 gr 
of ham with a one-ton plate scale [5]. It is clear that some form of 
correction is necessary to have an acceptable measurement quality. 
 
Fig. 2.2 Signal Sources. In (a) is reported a sweeper based sources, in (b) 
is presented a frequency synthesizer exploiting PLL technique. At 
last in (c) is drawn a block diagram of a DDS. 
 
52  LINEA R CHA RA CTERIZA T ION S ETUP  
 
The main components of the VNA will be here discussed in more de-
tail.  
2.1.1 Signal Sources 
The sources integrated in a VNA must have two main capabilities: 
 to accurately control the output frequency 
 to control the output power. 
For the first requirement three solutions can be found: 
S WEEPER-BA S ED  S OURCES , a block diagram, of a simple sweeper is re-
ported in Fig. 2.2a. It’s a very simple circuit, with quite fast settling 
time (i.e., the time needed to pass from one frequency to another) 
and reduced spectral impurities. However, the synchronization of 
the source with the acquisition circuitry is difficult thus leading to 
potential frequency errors. Due to this reason they are not used an-
ymore in modern VNAs. 
S YNTHESIZER-BASED SOURCE, like reported in Fig. 2.2b. A Phase Locked 
Loop (PLL) technique is used to achieve high spectral purity using 
an high-quality, low-frequency, crystal reference oscillator. This os-
cillator can be shared with the acquisition part, to synchronize all 
the VNA subsystems. PLL design is very complex [6], and far be-
yond this thesis subject, but some general considerations  can be 
made. Historically Yttrium Iron Garnet (YIG) oscillators have been 
commonly used in high frequency synthesizer. This type of oscilla-
tor has a low phase noise but it is a bit slow. In broadband VNAs 
the settling time is very important, so the varactor -based Voltage 
Controlled Oscillators (VCOs) are exploited. These oscillators are 
more rapid in frequency changes, but the phase noise is worse than 
the one in YIG oscillators. A fine frequency tuning capability can be 
achieved with Fractional-N structures, allowing a below-Hz resolu-
tion. 
D D S -BASED SOURCE,  at the current time, Direct Digital Synthesis (DDS, in 
Fig. 2.2c) is not common in VNA sources, because the maximum 
frequency reachable by these systems (i.e., few GHz) are very lower 
than the previous solutions. Nevertheless this gap has been shrink-
ing as DDS technology grows, allowing very simple signal gener a-
tion, with very fine frequency tuning at the cost of a bit more spur i-
ous components. 
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Output power control is necessary in a VNA, because different DUTs 
need different input powers, and in many measurements (e.g., Intermodu-
lation Distortion, Gain Compression) a power sweep is needed. 
The power level control is made, according to Fig. 2.3, by detecting the 
source output power, exploiting a coupler and a detector, comparing the 
source output power with a reference level, then using the comparator 
output to feed a variable attenuator, thus closing a negative feedback loop. 
If a single source feeds more than one port, a sw itch is needed. Two 
switch technology solutions have been found: 
PIN D IOD ES  [7]. These diodes have a very thick intrinsic layer between 
heavily doped p and n regions. This solution leads to a very small 
reverse-bias capacitance, thus increases the isolation when the di-
ode is in the interdiction region. One drawback is that the carrier r e-
combination is quite high, so when a low -frequency signal is ap-
plied some distortion can be found. 
COLD  FET  [8]. It is a FET where the bias condition guarantees low thermal 
dissipation and the signal passes from drain to source. Considering 
for example a depletion mode transistor, if the gate voltage is low 
enough no electron is available in the channel, providing isolation 
between drain and source. However if the gate voltage is near the 
ground potential only a low parasitic resistance is present between 
drain and gate. 
A commercial switch can use one or one combination of the two tech-
nologies described above, and several diodes (and/or transistors) in shunt 
(shorting the signal to ground) or series (interrupting the signal path) con-
figuration. 
2.1.2 Directional Couplers 
A directional coupler is a device that collects a portion of the energy of 
the incident and the reflected waves that are flowing through it, influenc-
ing the system where is connected the less possible. It is a 4-port network 
 
Fig. 2.3 Variable  power control in a signal source  
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and its diagram is reported in Fig. 2.4. The S-parameter matrix of a cou-
pler, assuming that the network is passive and reciprocal, is: 
 
𝑆
=  
[
 
 
 
 
𝑆11 = 𝜌𝑚𝑎𝑖𝑛  𝑆12 = 𝑙𝑚𝑎𝑖𝑛
𝑆21 = 𝑙𝑚𝑎𝑖𝑛 𝑆22 = 𝜌𝑚𝑎𝑖𝑛
𝑆31 = 𝑐𝑓 𝑆14 = 𝑖𝑓
𝑆23 = 𝑖𝑓 𝑆24 = 𝑐𝑓
𝑆31 = 𝑐𝑓 𝑆32 = 𝑖𝑓
𝑆41 = 𝑖𝑓 𝑆32 = 𝑐𝑓
𝑆33 = 𝜌𝑐𝑜𝑢𝑝𝑙 𝑆34 = 𝑙𝑐𝑜𝑢𝑝𝑙
𝑆43 = 𝑙𝑐𝑜𝑢𝑝𝑙 𝑆44 = 𝜌𝑐𝑜𝑢𝑝𝑙 ]
 
 
 
 
 , (2.9) 
where: 
THE M A IN- A ND  COUPLED- LINE RETURN LOS S , 𝜌𝑚𝑎𝑖𝑛  and 𝜌𝑐𝑜𝑢𝑝𝑙 are to 
be minimized (i.e., ideally they have to be zero) to not influence the 
signal path and to provide an adequate termination to the DUT and 
to the receivers. 
THE M A IN- A ND  COUPLED- LINE INS ERTION LOSS, 𝑙𝑚𝑎𝑖𝑛  and 𝑙𝑐𝑜𝑢𝑝𝑙 must 
also be minimized (i.e., ideally they have to be zero) to reduce the 
losses and to make the coupler transparent to the DUT. 
THE IS OLATION FACTOR , 𝑖𝑓 has to be small, in order to make the coupler 
work properly. If the isolation factor is zero, then the reflected 
waves at the coupled port (i.e., 𝑏3 and 𝑏4) are proportional to the in-
cident waves at the main port (i.e., 𝑎1 and 𝑎2) respectively through 
the coupling coefficient 𝑐𝑓. 
THE COUPLING  FACTOR , 𝑐𝑓 relates the incidents waves at the main ports 
to the reflected waves at the coupled ports. Ideally (i.e., 𝑖𝑓 ≃ 0 and 
very small losses) we have: 
 𝑏3 = 𝑐𝑓 ⋅ 𝑎1 ≃ 𝑐𝑓 ⋅ 𝑏2 , (2.10) 
 𝑏4 = 𝑐𝑓 ⋅ 𝑎2 ≃ 𝑐𝑓 ⋅ 𝑏1 , (2.11) 
A well designed directional coupler is transparent to the signal path 
(𝑎1 ≃ 𝑏2 ,𝑎2 ≃ 𝑏1) and collects a portion of the wave flowing 
through it. Coupling factors usually are in the order of -10 dB~-20 
dB. 
 
Fig. 2.4 Bidirectional coupler, main (1-2) and coupled (3-4) lines are re-
ported. 
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D IRECTIV ITY, 𝑖𝑓 𝑐𝑓⁄  (some formulations take into account also the losses), 
quantifies how the coupler is able to separate incident and reflected 
waves.  
Another important directional coupler parameter is the bandwidth: to 
maintain a good directivity across a very large bandwidth (e.g., 10 MHz to 
110 GHz) is not trivial, and very complex coupler  architectures are often 
required. 
2.1.3 Receivers 
Signal acquisition is often performed at low -frequency, to increase ac-
curacy and decrease costs. So the first part of the receiving system is a 
down converter. Two approaches can be followed: 
M IXER BA S ED , where the signal to be acquired and a reference signal gen-
erated by a Local Oscillator (LO) are fed to a mixer, according to 
Fig. 2.5a. The mixer combines the two signals, generating new fre-
quency components:  
 𝑓𝑜𝑢𝑡 = 𝑛 ⋅ 𝑓𝑖𝑛 ± 𝑚 ⋅ 𝑓𝑙𝑜 𝑛,𝑚 ∈  ℕ . (2.12) 
Then one of these frequency components, called Intermediate Fr e-
quency (IF), is selected by a filter, usually the one at 𝑓𝐼𝐹 = 𝑓𝑖𝑛 − 𝑓𝑙𝑜 . 
S A M PLER BASED , where the signal to be acquired is sampled according to 
the LO frequency. The LO output is sharpened, in order to form a 
train of pulses, and exploited to synchronize a sampler (e.g., sam-
pling diodes) that captures a time sample of the signal to be ac-
quired. A diagram of the system is reported in Fig. 2.5b. The result-
ing signal (𝑠𝑜𝑢𝑡) is a multiplication of the signal to be acquired (𝑠𝑖𝑛) 
by a pulse train: 
 
𝑠𝑜𝑢𝑡(𝑡) = 𝑠𝑖𝑛(𝑡) ⋅ ∑ 𝛿(𝑡 − 𝑘𝑇)
𝑘
= ∑ 𝑠𝑖𝑛(𝑡 − 𝑘𝑇)
𝑘
 
, (2.13) 
 
Fig. 2.5 Acquisition systems. In (a) is reporter a mixer based approach, 
while  in (b) a sampler is presented 
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where 𝑘 is a natural number and 𝑇 the period of the LO signal. In 
the frequency domain the output signal (𝑠𝑜𝑢𝑡) is the input signal 
(𝑠𝑖𝑛) repeated and folded down in the Nyquist band (i.e., 
1
2𝑇⁄ ). So 
the lower frequency component (at IF) is selected and acquired by a 
filter. 
Another design choice is the possibility to use one LO to feed all the 
four acquisition channels (one for each incident and reflected wave at the 
two ports) or use one LO for each acquisition channel. The first solution 
can introduce some leakage between the channels, thus decreasing the 
channel-to-channel isolation, but the latter is very expensive. 
The signal at the IF can be acquired by using an Analog-Digital Con-
verter (ADC); the speed of the ADC depends on the IF selected, an higher 
IF leads to less self-conversion noise problems [9] but requires a more 
complex ADC. 
Also it is necessary to filter the signal, reducing noise, and to eliminate 
aliases and other know interferers; this can be done with analog filters or 
digitally after the ADC. 
2.1.4 Calibration Technique 
Compensating VNA measurements is crucial. Considering the one-
port VNA in Fig. 2.6a, it is necessary to reconstruct the DUT-quantities 
starting from the acquired ones. 
The aim is to relate the measured incident and reflected waves (𝑎𝑚  and 
𝑏𝑚) with the incident and reflected wave (𝑎1 and 𝑏1) at the DUT section. If 
all the acquisition system is considered linear, a simple error model can be 
developed: 
 
[
𝑏1
𝑎1
] = [
𝑑11 𝑑12
𝑑21 𝑑22
] ⋅ [
𝑎𝑚1
𝑏𝑚1
] = 𝐷 ⋅ [
𝑎𝑚1
𝑏𝑚1
] . (2.14) 
 
Fig. 2.6 One-port VNA block diagram (a) and the error box approach 
representation(b).  
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The error matrix 𝐷  can be expressed as the S-parameter matrix of a ficti-
tious network connected between an ideal VNA and the DUT (the error 
box in Fig. 2.6b): 
 
[
𝑏𝑚1
𝑎1
] = [
𝑒11 𝑒12
𝑒21 𝑒22
] ⋅ [
𝑎𝑚1
𝑏1
] = 𝐸 ⋅ [
𝑎𝑚1
𝑏1
] . (2.15) 
So a measured reflection coefficient (Γ𝑚 ) is related to the DUT reflection 
coefficient (Γ) by [5]: 
 
Γm =
𝑏𝑚1
𝑎𝑚1
=
𝑒11 − (𝑒11𝑒22 − 𝑒12𝑒21 )Γ
1 − 𝑒22Γ
=  
𝑒11 − ΔΓ
1 − 𝑒22Γ
 , (2.16) 
 
Γ =
𝑏1
𝑎1
=
Γ𝑚 − 𝑒11
𝑒22Γ𝑚 − Δ
 . (2.17) 
Thus, to achieve the DUT reflection coefficient (Γ) three correction terms 
are needed: 𝑒11, 𝑒22  and Δ. It is possible to obtain these terms by measur-
ing three different known reflection coefficients (Γs
𝑖). In particular, three 
different calibration standards, previously characterized in a very accurate 
way, are exploited. 
Rewriting equation (2.17) as: 
 
𝑒11 + 𝑒22ΓΓ𝑚 − ΔΓ = Γ𝑚  , (2.18) 
the value of the correction terms can be achieved by exploiting a system of 
three linear equations: 
 
[
1 Γ𝑠
1Γ𝑚
1 −Γ𝑠
1
1 Γ𝑠
2Γ𝑚
2 −Γ𝑠
2
1 Γ𝑠
3Γ𝑚
3 −Γ𝑠
3
] [
𝑒11
𝑒22
Δ
] = [
Γ𝑚
1
Γ𝑚
2
Γ𝑚
3
] , (2.19) 
Different standards can be exploited. The older, and most used, one-
port calibration technique uses a Short, an Open and a Load [10] and is 
called SOL. 
 
Fig. 2.7 Open, Short, and Load models commonly implemented in VNAs 
firmware. 
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Clearly it is impossible to create an ideal standard, in particular the 
frequency behavior of these devices is not ideal, so it is necessary to devel-
op an electrical model to describe the response of the standards as a func-
tion of the frequency. The most common models, already implemented in 
VNA firmware, are reported in Fig. 2.7. Non-ideal frequency dependen-
cies are expressed with simple polynomial expressions and extracted with 
fitting. 
With two-ports VNAs (Fig. 2.1) the approach is similar: instead of one 
error box there are two error boxes (Fig. 2.8), one for each port. It is worth 
noticing that in addition to the linearity assumption, the two VNA meas-
urement ports are considered uncoupled: no internal leakage between 
port 1 and 2 is taken into account. The error boxes are: 
 
[
𝑏𝑚1
𝑎1
] = [
𝑒11
𝐴 𝑒12
𝐴
𝑒21
𝐴 𝑒22
𝐴
] ⋅ [
𝑎𝑚1
𝑏1
] = 𝐸𝐴 ⋅ [
𝑎𝑚1
𝑏1
] , (2.20) 
 
[
𝑏𝑚2
𝑎2
] = [
𝑒11
𝐵 𝑒12
𝐵
𝑒21
𝐵 𝑒22
𝐵
] ⋅ [
𝑎𝑚2
𝑏2
] = 𝐸𝐵 ⋅ [
𝑎𝑚2
𝑏2
] , (2.21) 
or in a more convenient cascade matrix representation: 
 
[
𝑏𝑚1
𝑎𝑚1
] = [
𝑡11
𝐴 𝑡12
𝐴
𝑡21
𝐴 𝑡22
𝐴
] ⋅ [
𝑏1
𝑎1
] = 𝑇𝐴 ⋅ [
𝑏1
𝑎1
] , (2.22) 
 
[
𝑏𝑚2
𝑎𝑚2
] = [
𝑎2
𝑏2
] ⋅ [
𝑡11
𝐵 𝑡12
𝐵
𝑡21
𝐵 𝑡22
𝐵
] = 𝑇𝐵 ⋅ [
𝑏2
𝑎2
] . (2.23) 
Referring to Fig. 2.8 the relationship between the measured and DUT 
quantities is: 
 
[
𝑏𝑚1
𝑎𝑚1
] = 𝑇𝐴 ⋅ 𝑇𝐷𝑈𝑇 ⋅ 𝑇𝐵
−1 ⋅ [
𝑎𝑚2
𝑏𝑚2
]
= 𝑇𝑀 ⋅ [
𝑎𝑚2
𝑏𝑚2
] 
. (2.24) 
The matrix 𝑇𝑀  is achieved with two sets of different measurements, 
where the source is switched between the two ports: 
 
[
𝑎𝑚1
𝑠1 𝑎𝑚1
𝑠2
𝑏𝑚1
𝑠1 𝑏𝑚1
𝑠2
] = 𝑇𝑀 ⋅ [
𝑎𝑚2
𝑠1 𝑎𝑚2
𝑠2
𝑏𝑚2
𝑠1 𝑏𝑚2
𝑠2
] ⇒ 𝑀1 = 𝑇𝑀 ⋅ 𝑀2  , (2.25) 
and: 
 
𝑇𝑀 = 𝑀1 ⋅ 𝑀2
−1 , (2.26) 
 
Fig. 2.8 Error Box Approach diagram for a two-port VNA. 
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where the quantities with the apex “s1” are measured with the source 
connected at port 1 and the quantities with the apex “s2” are measured 
with the source connected at port 2. 
The other quantities needed to achieve the DUT parameters (𝑇𝐷𝑈𝑇 ) are 
the two error matrices  𝑇𝐴  and 𝑇𝐵 ,: 
 
𝑇𝐷𝑈𝑇 =  𝑇𝐴
−1 ⋅ 𝑇𝐷𝑈𝑇 ⋅ 𝑇𝐵  . (2.27) 
This error model is called eight-terms error model [11]. 
The techniques exploited for the identification of the two error boxes, 
like in the one port case, are based on the measurements of already well 
characterized devices. The most important techniques are: 
THRU-REFLECT -LINE (TRL) ,  this technique uses a direct connection be-
tween the ports (Thru), a longer connection between the ports 
(Line) and a reflection standard, that can also be unknown. This 
technique is very powerful because requires few information about 
the standards [12] [13]: the only information that must be known 
about the line is the characteristic impedance, that automatically b e-
comes the reference impedance of the VNA. Moreover, if the thru is 
ideal (zero length), the reflection standard could be unknown, thus 
in this case the line reference impedance is the only parameter r e-
quired to obtain a successful calibration. This makes the TRL cali-
bration very traceable to the mechanical dimension of the line, so all 
the metrology labs use a set of lines as their primary microwave 
standards. One of the main drawbacks of the TRL technique is the 
relative small bandwidth: if the line-resonance phenomenon occurs 
the calibration fails, so for broad-band calibration a Multiline TRL 
calibration should be used [14]. 
LINE REFLECT M ATCH ( LRM) , this technique requires a line and a reflec-
tive standard as the TRL but requires a “match” (a load at the refer-
ence impedance) instead of the thru. The reference impedance of 
the VNA is set by the load, and broadband high-performance is 
achievable if load with good frequency behavior is used. 
S HORT OPEN LOA D  THRU (S OLT) ,  this is the oldest and the most used 
technique, because it is very simple and easy to manage, as the r e-
quired standards are commercially available. However a lot of 
measurements are needed and all the standards need to be fully 
characterized. 
S HORT OPEN LOAD  RECIPROCAL (SOLR) , this calibration technique can 
be used if the two ports are far apart. A fully known thru is difficult 
to obtain or the ports have a different angles (a bended ideal thru is 
impossible to obtain at microwave frequencies). To substitute it, a 
reciprocal (i.e., 𝑆12 = 𝑆21) network can be used. The only draw-back 
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is that, like in the SOLT technique, all the one-port standards must 
be perfectly known. 
 
2 .2  L O W  F R E Q U EN CY  DIS PERS IV E P H EN OM ENA  C H A RA C TE R-
IZ A T IO N  
Using the setup represented in Fig. 2.9 several Gallium-Arsenide 
(GaAs) and Gallium-Nitride (GaN) transistors have been characterized: 
small-signal S-parameter measurements were carried out starting from 
few hertz up to tens of megahertz. The typical response is reported in Fig. 
2.10 (i.e., the figure represents the real and imaginary parts of the 𝑌22 pa-
rameter of a GaN transistor, periphery 8x75 µm, biased in 𝑉𝐷 = 20 𝑉, 
𝐼𝐷 = 200 𝑚𝐴). The strange sequence of peaks and valleys are associated to 
traps [15], but even if several attempts have been made to correlate these 
phenomena to the device physics [16], a clear explanation has not been 
found at the time. 
 
Fig. 2.9 Small-signal low-frequency characterization setup. 
 
Fig. 2.10 Real (left) and Imaginary (right) part of 𝑌22, measured on a GaN 
8x75-µm, biased in 𝑉𝐷𝑆 = 20 𝑉, 𝐼𝐷 = 200 𝑚𝐴. The frequency band 
[ 5 Hz – 400 kHz ] (thin lines) was measured exploiting the setup 
in Fig. 2.9, the frequency band [200 KHz – 100 MHz] (thick lines) 
was measured exploiting a commercial setup. 
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In the first part of this section an attempt to find a correlation between 
trapping phenomena and small-signal parameters low-frequency devia-
tions will be reported. Using the presented formulation, some consider a-
tions about the output conductance deviations will be drawn. In  the sec-
ond part of this section an investigation on low -frequency dispersion 
modelling will be reported. 
2.2.1 Trapping Effects in Small-Signal Parameters 
In the following analysis we will make two basic assumptions: 
S M A LL-SIGNAL,  the excursion of the exciting signals are so reduced that 
the behavior of the device is a linear function of the exciting signals. 
G A TE BA CK-GA TING,  traps modulate the device control voltage (𝑉𝐺𝑆  for a 
FET). A filled trap reduces the effective control voltage, an empty 
trap does not alter device behavior [17], [18] (the approach could be 
extended also to 𝑉𝐷𝑆 , with minimum efforts, if needed). 
Let us consider an ideal intrinsic field-effect transistor low-frequency 
response, where capacitive and inductive phenomena are negligible due 
to the low frequency operation. A purely algebraic function without any 
memory effect (𝑓𝐼𝐷 ) can be assumed between the currents and the voltag-
es: 
 
𝐼𝐷(𝑡0) = 𝑓𝐼𝐷 (𝑉𝐺𝑆 (𝑡0), 𝑉𝐷𝑆 (𝑡0)) , (2.28) 
so the drain current (𝐼𝐷) at the time 𝑡0 is a nonlinear function of the gate 
and drain voltages (𝑉𝐺𝑆  and 𝑉𝐷𝑆 ) at the time 𝑡0. Due to low-frequency dis-
persive effects this relationship is not valid, as some memory effects are 
introduced. 
Following the approach reported in [19] the dispersive effects can be 
described by an equivalent voltage. So equation (2.28) becomes: 
 
𝐼𝐷(𝑡0) = 𝑓𝐼𝐷 (𝑉𝐺𝑆 (𝑡0)
+ 𝐵(𝑉𝐺𝑆 ([0, 𝑡0]), 𝑉𝐷𝑆([0, 𝑡0])), 𝑉𝐷𝑆 (𝑡0)) 
, (2.29) 
 
Fig. 2.11 Diagram of the equivalent voltage approach. Dispersive device is 
seen as a non-dispersive device with an equivalent voltage source 
in series to the gate port. 
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where 𝐵(𝑉𝐺𝑆 ([0, 𝑡0]), 𝑉𝐷𝑆 ([0, 𝑡0])) is an equivalent voltage, function of the 
evolution of gate and drain voltages up to 𝑡0. The approach is described in 
Fig. 2.11. 
Now we are interested to find the effects of low-frequency dispersion 
on small signal parameters, in particular: 
 
𝑔𝑚 =
𝜕𝐼𝐷
𝜕𝑉𝐺𝑆
|
𝑉𝐷𝑆=𝑉𝐷𝑆0 
 , (2.30) 
and 
 
𝑔𝑑𝑠 =
𝜕𝐼𝐷
𝜕𝑉𝐷𝑆
|
𝑉𝐺𝑆=𝑉𝐺𝑆0
 . (2.31) 
So the equivalent drain (?̃?𝐷𝑆) and gate (?̃?𝐺𝑆) voltages can be defined 
as: 
 
?̃?𝐺𝑆 (𝑡) = 𝑉𝐺𝑆 (𝑡) − 𝐵(𝑉𝐺𝑆 (𝑡) , 𝑉𝐷𝑆 (𝑡)) , (2.32) 
 
?̃?𝐷𝑆 (𝑡) = 𝑉𝐷𝑆 (𝑡) 
, (2.33) 
and substituting in equation (2.29) we obtain: 
 
𝐼𝐷(𝑡0) = 𝑓𝐼𝐷 (?̃?𝐺𝑆(𝑡), ?̃?𝐷𝑆(𝑡)) , (2.34) 
where 𝑓𝐼𝐷 is still a nonlinear function without memory: the memory is tak-
en into account by the equivalent voltage source 𝐵. 
Let us now calculate 𝑔𝑚 , equation (2.30) can be written as: 
 
𝑔𝑚 =
𝜕𝐼𝐷
𝜕𝑉𝐺𝑆
=
𝜕𝐼𝐷
𝜕?̃?𝐺𝑆
𝜕?̃?𝐺𝑆
𝜕𝑉𝐺𝑆
+
𝜕𝐼𝐷
𝜕?̃?𝐷𝑆
𝜕?̃?𝐷𝑆
𝜕𝑉𝐺𝑆
 , (2.35) 
where the chain rule [20] has been applied. Now we can analyze each 
term: 
 𝜕𝐼𝐷
𝜕?̃?𝐺𝑆
𝜕?̃?𝐺𝑆
𝜕𝑉𝐺𝑆
= 𝑔𝑚𝐼𝐷 (1 −
𝜕𝐵
𝜕𝑉𝐺𝑆
) , (2.36) 
where 𝑔𝑚 𝐼𝐷 (i.e., the high-frequency trans-conductance) is a real number 
because 𝐼𝐷 is a function of ?̃?𝐺𝑆  without memory. 
The other term instead is null: 
 𝜕?̃?𝐷𝑆
𝜕𝑉𝐺𝑆
= 0 ⇒  
𝜕𝐼𝐷
𝜕?̃?𝐷𝑆
𝜕?̃?𝐷𝑆
𝜕𝑉𝐺𝑆
= 0 , (2.37) 
so we can write 𝑔𝑚  as: 
 
𝑔𝑚 = 𝑔𝑚𝐼𝐷(1 −
𝜕𝐵
𝜕𝑉𝐺𝑆
) . (2.38) 
We want to investigate the frequency behavior of this parameter, so we 
can express 𝑔𝑚  as a function of the frequency: 
 
𝑔𝑚 = 𝑔𝑚𝐼𝐷 (1 −
𝜕𝐵
𝜕𝑉𝐺𝑆
)
ℱ
⇒𝑔𝑚(𝜔) = 𝑔𝑚𝐼𝐷 (1 − 𝑏𝑑𝑠(𝜔)) , (2.39) 
where ℱ stands for the Fourier transform and 𝑏𝑚(𝜔) takes into account 
the low-frequency dispersive effects. It is a complex function of the fr e-
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quency of the excitation signal (i.e., the angular frequency 𝜔) because 𝐵 is 
a function with memory.  
A similar approach can be applied to 𝑔𝑑𝑠 : 
 
𝑔𝑑𝑠 =
𝜕𝐼𝐷
𝜕𝑉𝐷𝑆
=
𝜕𝐼𝐷
𝜕?̃?𝐺𝑆
𝜕?̃?𝐺𝑆
𝜕𝑉𝐷𝑆
+
𝜕𝐼𝐷
𝜕?̃?𝐷𝑆
𝜕?̃?𝐷𝑆
𝜕𝑉𝐷𝑆
 , (2.40) 
the first term can be written as: 
 𝜕𝐼𝐷
𝜕?̃?𝐺𝑆
𝜕?̃?𝐺𝑆
𝜕𝑉𝐷𝑆
= −𝑔𝑚𝐼𝐷
𝜕𝐵
𝜕𝑉𝐷𝑆
ℱ
⇒ −𝑔𝑚𝐼𝐷 𝑏𝑑𝑠(𝜔) , (2.41) 
where 𝑏𝐷𝑆 (𝜔) takes into account the low frequency dispersion, and as 
𝑏𝑚(𝜔) is a function of frequency. The other term is: 
 𝜕𝐼𝐷
𝜕?̃?𝐷𝑆
𝜕?̃?𝐷𝑆
𝜕𝑉𝐷𝑆
= 𝑔𝑑𝑠 𝐼𝐷 ⋅ 1 = 𝑔𝑑𝑠 𝐼𝐷
ℱ
⇒𝑔𝑑𝑠𝐼𝐷  , (2.42) 
where 𝑔𝑑𝑠𝐼𝐷  (i.e., the high-frequency output conductance) is a real number 
because 𝐼𝐷 is a function of ?̃?𝐷𝑆  without memory. 
So in conclusion the small-signal parameters of interest are: 
 
𝑔𝑚 = 𝑔𝑚𝐼𝐷(1 − 𝑏𝑚
(𝜔)) , (2.43) 
 
𝑔𝑑𝑠 = 𝑔𝑑𝑠𝐼𝐷 −𝑔𝑚𝐼𝐷 𝑏𝑑𝑠(𝜔) 
, (2.44) 
where the two terms 𝑏𝑚(𝜔) and 𝑏𝑑𝑠(𝜔) are: 
 
𝑏𝑚(𝜔) = ℱ (
𝜕𝐵
𝜕𝑉𝐺𝑆
) , (2.45) 
 
𝑏𝑑𝑠(𝜔) = ℱ (
𝜕𝐵
𝜕𝑉𝐷𝑆
) , (2.46) 
where ℱ(𝑥) is the Fourier transformation of 𝑥 . 
It is worth noticing that typically for a transistor both 𝑔𝑚𝐼𝐷  and 𝑔𝑑𝑠𝐼𝐷  
are positive. 
We are now interested in finding the frequency behavior of these two 
parameters. First of all we suppose that the equivalent voltage 𝐵 is some-
what directly related to the number of occupied traps; now we aim to find 
how the trap occupation state is modified by the exciting signal frequency. 
Let us consider a layer of 𝑁 traps (Fig. 2.12), all with the same charac-
teristic. The function status 𝑓𝑇  is the probability that one trap is occupied: 
 
Fig. 2.12 Basic structure of a HEMT (left) and diagram of capture and 
emission mechanism. 
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𝑓𝑇 =
𝑁𝑂𝐶𝐶
𝑁
 , (2.47) 
where 𝑁𝑂𝐶𝐶  is the number of occupied traps. The variations of 𝑓𝑇  are pro-
portional to the capture rate (that is inversely proportional to the number 
of occupied traps) and inversely proportional to the emission rate (that is 
proportional to the number of traps occupied) [21]: 
 𝜕𝑓𝑇
𝜕𝑡
= 𝑐𝑇𝑈𝑁(1 − 𝑓𝑇 ) + 𝑐(1 − 𝑓𝑇)
𝑛
𝑁
− 𝑒𝑓𝑇 (1 −
𝑛
𝑁
)  , (2.48) 
where: 
 𝑐𝑇𝑈𝑁  is a tunneling capture coefficient; 
 𝑐  is a capture coefficient; 
 𝑒 is an emission coefficient; 
 𝑛/𝑁 is the conduction-band occupation factor. 
In the barrier the conduction-band occupation factor is very small [21], 
so equation (2.48) becomes: 
 𝜕𝑓𝑇
𝜕𝑡
= 𝑐𝑇𝑈𝑁(1 − 𝑓𝑇 ) − 𝑒𝑓𝑇   . (2.49) 
In [21] equation (2.49) is exploited to analyze trap response to pulsed 
waveforms, instead in this thesis we are interested to find the variation of 
𝑓𝑇  for small perturbations of the voltages 𝑉𝐷𝑆  and 𝑉𝐺𝑆 . 
Let us assume the two parameters 𝑐𝑇𝑈𝑁  and 𝑒 functions without 
memory of the voltages applied to the transistor [22], [23], [24], and [25]: 
 
𝑐𝑇𝑈𝑁 = 𝑓𝐶𝑇𝑈𝑁
(𝑉𝐺𝑆 , 𝑉𝐷𝑆 ) , (2.50) 
 
𝑒 = 𝑓𝑒 (𝑉𝐺𝑆 , 𝑉𝐷𝑆 ) , (2.51) 
Due to the small-signal hypothesis, these two parameters can be divid-
ed in their mean values and perturbations: 
 
𝑐𝑇𝑈𝑁 ≃ 𝑐𝑇𝑈𝑁0
𝐺𝑆 𝑉𝐺𝑆0 + Δ𝑐𝑇𝑈𝑁
𝐺𝑆 𝑣𝑔𝑠 + 𝑐𝑇𝑈𝑁0
𝐷𝑆 𝑉𝐷𝑆0 + Δ𝑐𝑇𝑈𝑁
𝐷𝑆 𝑣𝑑𝑠 , (2.52) 
 
𝑒 ≃ 𝑒0
𝐺𝑆𝑉𝐺 𝑆0 + Δ𝑒
𝐺𝑆𝑣𝑔𝑠 + 𝑒0
𝐷𝑆𝑉𝐷𝑆0 + Δ𝑒
𝐷𝑆𝑣𝑑𝑠 , (2.53) 
where 𝑉𝐺 𝑆0 and 𝑉𝐷𝑆0  are the mean values of the gate and drain voltages, 
instead 𝑣𝑑𝑠 and 𝑣𝑑𝑠 are their perturbations. 𝑐𝑇𝑈𝑁0
𝐺𝑆 , 𝑐𝑇𝑈𝑁0
𝐷𝑆 , 𝑒0
𝐺𝑆 , and 𝑒0
𝐷𝑆  are 
real coefficients that relate the mean value of the voltages to the mean val-
ue of the emission and capture coefficients. Instead Δ𝑐𝑇𝑈𝑁
𝐺𝑆 , Δ𝑐𝑇𝑈𝑁
𝐷𝑆 , Δ𝑒𝐺𝑆 , 
and Δ𝑒𝐷𝑆  are real coefficients that relate the perturbation of the capture 
and emission coefficient to the perturbation of drain and gate voltages. 
Let us focus on the deviation of the transistor output conductance; as 
reported in equation (2.31) 𝑉𝐺𝑆  is considered constant at its mean value 
(𝑉𝐺𝑆0) so the equations (2.52) and (2.53) become: 
 
𝑐𝑇𝑈𝑁 ≃ 𝑐𝑇𝑈𝑁0
𝐺𝑆 𝑉𝐺𝑆0 + 𝑐𝑇𝑈𝑁0
𝐷𝑆 𝑉𝐷𝑆0 + Δ𝑐𝑇𝑈𝑁
𝐷𝑆 𝑣𝑑𝑠
= 𝑐𝑇𝑈𝑁0+ Δ𝑐𝑇𝑈𝑁
𝐷𝑆 𝑣𝑑𝑠 
, (2.54) 
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𝑒 ≃ 𝑒0
𝐺𝑆𝑉𝐺 𝑆0 + 𝑒0
𝐷𝑆𝑉𝐷𝑆0 + Δ𝑒
𝐷𝑆𝑣𝑑𝑠 = 𝑒0 + Δ𝑒
𝐷𝑆𝑣𝑑𝑠  . (2.55) 
where 𝑒0 and 𝑐𝑇𝑈𝑁0  represent the mean value of 𝑐𝑇𝑈𝑁  and 𝑒. 
So equation (2.49) becomes: 
 𝜕𝑓𝑇
𝜕𝑡
≃ (𝑐𝑇𝑈𝑁0+ Δ𝑐𝑇𝑈𝑁
𝐷𝑆 𝑣𝑑𝑠)(1 − 𝑓𝑇 ) − (𝑒0
+ Δ𝑒𝐷𝑆𝑣𝑑𝑠)𝑓𝑇   
, (2.56) 
It is convenient to divide also the state function in its mean value plus 
the perturbation: 
 
𝑓𝑇 = 𝑓𝑇0 + Δ𝑓𝑇  , (2.57) 
in particular its time derivative can be calculate as: 
 𝜕𝑓𝑇
𝜕𝑡
=
𝜕𝑓𝑇0
𝜕𝑡
+
𝜕Δ𝑓𝑇
𝜕𝑡
= 𝑗𝜔Δ𝑓𝑇  . (2.58) 
Indeed, as the excitements signals are time-sinusoids at the frequency 
𝜔, also Δ𝑓𝑇  is a time-sinusoid at the frequency 𝜔, because the system is 
considered linear. So equation (2.56) becomes: 
 
𝑗𝜔Δ𝑓𝑇 ≃ (𝑐𝑇𝑈𝑁0 +Δ𝑐𝑇𝑈𝑁
𝐷𝑆 𝑣𝑑𝑠)[1 − (𝑓𝑇0 + Δ𝑓𝑇) ]
− (𝑒0 + Δ𝑒
𝐷𝑆𝑣𝑑𝑠 )(𝑓𝑇0 + Δ𝑓𝑇) 
, (2.59) 
The last consideration is that at the equilibrium (i.e., DC) the capture 
and the emission process must balance:  
 
0 = 𝑐𝑇𝑈𝑁0(1 − 𝑓𝑇0) − 𝑒0𝑓𝑇0 . (2.60) 
Now it is possible to put together in a system of equations (2.59) and 
(2.60). Then, neglecting the second order terms (e.g., Δ𝑒𝐷𝑆 ⋅  Δ𝑓𝑇 ≃ 0), we 
can obtain Δ𝑓𝑇  as: 
 
Δ𝑓𝑇 =
1
𝜔𝑝
Δ𝑐𝑇𝑈𝑁(1− 𝑓𝑇0)− Δ𝑒𝑓𝑇0
1 + 𝑗
𝜔
𝜔𝑝
 𝑣𝑑𝑠 , (2.61) 
with:  
 
𝜔𝑝 =
1
𝑐𝑇𝑈𝑁0 + 𝑒0
 . (2.62) 
As said previously the equivalent voltage 𝐵 is directly related to the 
number of occupied traps, so for small perturbations: 
 
𝐵 = 𝑘𝑓𝑇 = 𝑘𝑓𝑇0 + 𝑘Δ𝑓𝑇  , (2.63) 
where 𝑘 is a real constant, because the equivalent voltage is assumed to 
respond immediately to a variation of the numbers of traps. Moreover 𝑘 is 
positive, because the occupied traps reduce the effective gate voltage [17]. 
Considering now 𝑏𝐷𝑆(𝜔)  we have : 
 
𝑏𝑑𝑠(𝜔) =
𝜕𝐵
𝜕𝑉𝐷𝑆
=
𝜕(𝑘𝑓𝑇0 + 𝑘Δ𝑓𝑇 )
𝜕(𝑉𝐷𝑆0 + 𝑣𝑑𝑠 )
≅
(𝑘Δ𝑓𝑇)
𝑣𝑑𝑠
= 𝑘
Δ𝑓𝑇
𝑣𝑑𝑠
 , (2.64) 
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where for small perturbations the derivative is approximated by the per-
turbation terms ratio. Substituting equation (2.61) we obtain: 
 
𝑏𝑑𝑠(𝜔) = 𝑘 (
1
𝜔𝑝
Δ𝑐𝑇𝑈𝑁(1 − 𝑓𝑇0)− Δ𝑒𝑓𝑇0
1 + 𝑗
𝜔
𝜔𝑝
 ) 𝑣𝑑𝑠/𝑣𝑑𝑠 
= 𝑘 (
1
𝜔𝑝
Δ𝑐𝑇𝑈𝑁(1− 𝑓𝑇0)− Δ𝑒𝑓𝑇0
1 + 𝑗
𝜔
𝜔𝑝
 ) 
, (2.65) 
We can now achieve the small-signal output conductance of a disper-
sive transistor: 
 
𝑔𝑑𝑠 = 𝑔𝑑𝑠𝐼𝐷 −𝑔𝑚𝐼𝐷 𝑘 (
1
𝜔𝑝
Δ𝑐𝑇𝑈𝑁(1− 𝑓𝑇0)− Δ𝑒𝑓𝑇0
1 + 𝑗
𝜔
𝜔𝑝
 ) , (2.66) 
 
𝜔𝑝 =
1
𝑐𝑇𝑈𝑁0 + 𝑒0
 . (2.67) 
where 𝑘, 𝑓𝑇0 , 𝑐𝑇𝑈𝑁0 , 𝑒0, 𝑔𝑑𝑠𝐼𝐷 , and 𝑔𝑚𝐼𝐷  are real positive numbers, while 
Δ𝑐𝑇𝑈𝑁 ,and Δ𝑒 are real numbers. 
A graphical representation of the relations in equations (2.66) and 
(2.67) is reported in Fig. 2.13. The peak of the imaginary part and the var i-
ation of the real part are very similar to the measured ones reported in Fig. 
 
Fig. 2.13 Characteristic behavior of real and imaginary pa rt of 𝑔𝑑𝑠 calcu-
lated using the formulation reported in equation (2.66). 
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2.10, so the results of the proposed approach reasonably reproduce the 
behavior of  measured data (i.e., the different trapping mechanisms pre-
sent in the measured data). 
The following considerations can also be drawn: 
THE M OST USEFUL INFO RM A TION IS  THE PEA K FREQUENCY, (𝜔𝑝 ) be-
cause it depends only on two parameters (i.e., 𝑐𝑇𝑈𝑁0  and 𝑒0). In par-
ticular it is also related to the main value of the state function (i.e., 
𝑓𝑇0), that is of great interest, as trapping effects are strongly related 
to it. 
CA PTURE A ND EMISSION PROCESS CANNOT BE S IM PLY D IV ID ED , like 
in Transient Current Spectroscopy (TCS) [21] or Deep Level Transi-
ent Current Spectroscopy (DTCS) [25], [26]. The most useful exper-
imental information, the peak of the imaginary part, corresponding 
to 𝜔𝑝 , is related to the sum of the capture and emission coefficients. 
PEA K A M PLITUD E HA S A  COM PLEX BEHA V IOUR , the peak value of the 
imaginary part of 𝑔𝑑𝑠  can be written as: 
 ℑ (𝑔𝑑𝑠(𝜔𝑝)) =
1
2
𝑔𝑚𝐼𝐷𝑘(Δ𝑐𝑇𝑈𝑁(1 − 𝑓𝑇0)− Δ𝑒𝑓𝑇0)   , (2.68) 
so it depends on a lot of unknown parameters (i.e., 𝑘, Δ𝑐𝑇𝑈𝑁 , 𝑓𝑇0, 
and Δ𝑒), that generally vary as a function of the operating condition 
(e.g., different bias points). 
BOTH POSITIVE AND NEGA TIVE BEHAVIORS A RE POSSIBLE, increments 
in the real part and positive peak of the imaginary part of 𝑔𝑑𝑠  are 
possible if 𝑏𝑑𝑠 is negative; decreases in the real part and negative 
peak of the imaginary part of 𝑔𝑑𝑠  are possible if 𝑏𝑑𝑠 is positive. The 
sign of 𝑏𝑑𝑠 is primarily influenced by Δ𝑐𝑇𝑈𝑁  and Δ𝑒 (𝑔𝑚𝐼𝐷 , 𝛽 and 𝑘 
are positive): 
o If Δ𝑐𝑇𝑈𝑁 > 0 and Δ𝑒 < 0 (drain voltage enhances cap-
ture process and inhibits emission) the peak in the 
imaginary part of 𝑔𝑑𝑠  is positive. A trap with this be-
havior is likely to be near the gate structure of the 
transistor [28]. 
o If Δ𝑐𝑇𝑈𝑁 < 0 and Δ𝑒 > 0 (drain voltage enhances 
emission  and inhibits capture process) the peak in 
the imaginary of 𝑔𝑑𝑠  is negative. A trap with this be-
havior is likely to be near the transistor channel [28] 
o A mixed case, in which both the capture and the 
emission coefficients have the same sign, has no em-
pirical evidence to our knowledge. 
As an example of a very preliminary validation, these formulations 
have been exploited to investigate some small-signal low-frequency 
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measurements; a set of output conductance were measured for a Triquint 
4x25-µm GaAs pHEMT, biased with a gate voltage of -0.6 V and varying 
the drain voltage in the range 1 V – 9 V with 1 V step, the frequency band 
was 5 Hz – 10 MHz. 
The measured imaginary part of 𝑔𝑑𝑠  is reported in Fig. 2.14, where two 
trapping phenomena are highlighted. 
The first one “trap 1” has positive peaks, so it could be associated to a 
trap near the transistor gate, instead the second one “trap 2” has negative 
peaks, so it could be localized near the transistor channel. 
An interesting phenomena, unexplained in literature [15], is the shift 
toward higher frequency of the peaks as a function of the drain voltage. 
Previous formulations, empirically obtained through physical simulation 
analyses [16], predict that the peak frequency should be inversely propor-
tional to the drain voltage, so, at higher drain voltages, and so at higher 
voltages, the peak frequency should diminish. This is in contrast with the 
measured behavior, where (except for the first points of trap 1) the peak 
frequency increases as the drain voltage increases. 
Using the formulation previously described this phenomena could be 
simply explained. Considering the case of a trap near the gate region (trap 
1), the peak frequency in equation (2.67) can be expressed as a function of 
the capture coefficient and the state function: 
 
𝜔𝑝 =
𝑓𝑇0
𝑐𝑇𝑈𝑁0
 . (2.69) 
The capture coefficient 𝑐𝑇𝑈𝑁0  can be assumed an increasing function of 
the drain voltage: 
 
Fig. 2.14 Imaginary parts of 𝑔𝑑𝑠 measured on a 4x25-µm GaAs pHEMT in 
the frequency range 5 Hz – 10 MHz. Bias point: 𝑉𝐺 = −0.6 𝑉, 
𝑉𝐷 = [1 𝑉 − 9 𝑉]. Two peak series due to trapping phenomena 
“trap 1” and “trap 2 ” are highlighted.  
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𝑉𝐷𝑆 ↑ 
Δ𝐶𝑇𝑈𝑁>0
⇒       𝑐𝑇𝑈𝑁0 ↑ 
, (2.70) 
but also the emission coefficient is dependent on the drain voltage: 
 
𝑉𝐷𝑆 ↑ 
Δ𝑒0<0
⇒     𝑒0 ↓ , (2.71) 
so, the state function (𝑓𝑇0) is strongly dependent on the drain voltage, be-
cause if simultaneously the capture coefficient increases and the emission 
coefficient decreases, the mean number of occupied traps will grow rapid-
ly. 
Similar considerations can be made also for the negative peak cases 
(trap 2): when Δ𝐶𝑇𝑈𝑁 < 0 and Δ𝑒0 > 0. This time we express the peak fre-
quency in equation (2.67) as a function of the emission coefficient and the 
state function: 
 
𝜔𝑝 =
1 − 𝑓𝑇0
𝑒0
 . (2.72) 
So, if the drain voltage increases the emission coefficient increases 
(Δ𝑒0 > 0) and the capture coefficient decreases (Δ𝐶𝑇𝑈𝑁 < 0), thus the traps 
will be emptied quickly: 1 − 𝑓𝑇0 will greatly increases. 
To take into account these phenomena we will consider for the traps 
near the gate region (first case): 
 
𝑐𝑇𝑈𝑁0 ∝ 𝑒
𝑉𝐷𝑆  , (2.73) 
 
𝑓𝑇0 ∝ 𝑒
𝑉𝐷𝑆
2
 . (2.74) 
Instead in the second case, for traps near the channel we will consider: 
 
𝑒0 ∝ 𝑒
𝑉𝐷𝑆  , (2.75) 
 
1 − 𝑓𝑇0 ∝ 𝑒
𝑉𝐷𝑆
2
 . (2.76) 
So, for both the two cases it is possible to fit the peak frequency (𝜔𝑝 ) as 
a function of the drain voltage with the formulation: 
 
𝑤𝑝 = a
e𝑏𝑉𝑑𝑠
2
𝑒𝑐𝑉𝑑𝑠  
  , (2.77) 
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In the upper part of Fig. 2.15 is reported the fitting of the “trap 1” peak 
frequency as a function of the drain voltage with the fitting parameters: 
 
𝑎 = 2936 , 𝑏 = 0.15, 𝑐 = 0.8 . (2.78) 
The fitting is very good and also the initial decreasing is taken into ac-
count. In the lower part of Fig. 2.15 instead the fitting of “trap 2” with the 
proposed formulation is reported; this time the model parameters are: 
 
𝑎 = 1601 ⋅ 103 , 𝑏 = 0.2, 𝑐 = 1.45 . (2.79) 
Also in this case the fitting is good, confirming that the proposed ap-
proach seems to be a reasonable way to analyze the low -frequency disper-
sion of a transistor. It is worth noting that these results are very interesting 
as it is the first time that this kind of behavior is explained, but it’s clear 
that a more rigorous validation is still needed. 
  
 
Fig. 2.15 Fitting of peak frequency (𝜔𝑝) relative  to “trap 1” (upper) and 
“trap 2”(lower). The measurements (dots) are correctly fitted 
(solid line) by equation (2.77). 
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2.2.2 Low-frequency dispersion modelling with artificial neural net-
work. 
As seen in the previous section the behavior of low-frequency small-
signal parameters is very complex, a lot of dependencies are involved, and 
often these dependencies are strongly non-linear. 
If a model able to predict this behavior is needed, a possible approach 
could be the identification of an Artificial Neural Network (ANN). ANNs 
are computational models structured as a densely interconnected network 
of simple processing elements (artificial neurons) that mimic the computa-
tional properties of the brain (e.g., adaptivity, noise tolerance). In the fol-
lowing, a basic introduction on ANN is reported, a more detailed intr o-
duction on neural network theory can been found in [29]. 
The basic elements of an ANN are: 
THE PERCEPTRON: it is the system formed by an artificial neuron and his 
inputs (Fig. 2.16a). The artificial neurons combine the various in-
puts (𝑥 𝑖) to form the “net” input 𝑣: 
 
𝑣 = ∑ 𝑤𝑖𝑥 𝑖
𝑁
𝑖=1
 , (2.80) 
where 𝑁 is the number of inputs and 𝑤𝑖  the weight of the in-
put 𝑥 𝑖. The net input is then compared to a threshold: 
 
𝑦 = {
1, 𝑣 > 𝑏
0, 𝑜𝑡ℎ𝑒𝑟𝑤𝑖𝑠𝑒
 , (2.81) 
where 𝑏 is called “bias” and 𝑦 is the perceptron output. In the net-
work used in the following a soft transition is exploited using the 
hyperbolic tangent sigmoid transfer function, a good approxima-
tion of the hyperbolic tangent but more computationally efficient 
[30]: 
 
Fig. 2.16 Perceptron basic scheme (a) and MLP ANN (b) diagram, whit 3 
inputs, one hidden layer of 5 neurons, and 2 outputs. 
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𝑣 = ∑ 𝑤𝑖𝑥 𝑖
𝑁
𝑖=1
+ 𝑏𝑖 , (2.82) 
 𝑦 = 𝑡𝑎𝑛𝑠𝑖𝑔(𝜓) , (2.83) 
where 𝑏𝑖 is the bias relative to the input 𝑥 𝑖. 
THE S TRUCTURE:  the ANN identified uses a MultiLayer Perceptron (MLP) 
architecture (Fig. 2.16b). It consists of three or more artificial-neuron 
layers, the first one has a number of neurons equal to the number of 
inputs, and it is called input layer. The middle layers have an arbi-
trary number of neurons, each neuron has its inputs connect to all 
the outputs of the previous layer neurons; these layers are called 
“hidden” layers. In particular the ANN identified has only a hidden 
layer.  
The last layer is the output layer. It has a number of neurons equal 
to the number of outputs: the outputs of the neurons are connected 
to the ANN outputs, and the inputs of each neuron are connected to 
all the outputs of the previous layer neurons. This kind of network 
is known to be able to model even strongly non-linear functions, so 
it has been found suitable for the application of interest. 
THE TRA INING  A LG ORIT HM : the identification of the neural network 
consists in the identification of the weights (𝑤𝑖 ) and the biases (𝑏𝑖) 
for each neuron. A back-propagation algorithm is suitable for MLP 
networks. The term back-propagation refers to the way the error be-
tween the ANN outputs and the training data is propagated back-
ward to the hidden layer, and finally to the input layer. A detailed 
description of the backpropagation algorithm is reported in [31]. 
The Back-Propagation ANNs (BPANNs) are versatile, and can be 
used for a lot of applications (e.g., modelling, classification, forecast-
ing, data recognition). The main drawback of this algorithm is that 
the identified network can change as a function of the weights and 
biases starting values, often small random variables, due to local 
minima. 
The aim of this analysis is to investigate if ANNs can be used for mod-
elling the low-frequency small-signal dispersion. The network architecture 
selected is a MLP with one hidden layer, the optimization algorithm is a 
Levenberg–Marquardt back-propagation algorithm [32]. The training data 
are a set of small-signal low-frequency measurements on a Triquint 4x25-
µm GaAs pHEMT biased with a gate voltage of 0.6 V and varying the 
drain voltage in the range 1 V – 9 V with 1 V step in the frequency band 5 
Hz – 10 MHz. The network was trained in the range 5 Hz – 1 MHz, be-
cause the most important variations are present in this frequency range. 
 2.2 LOW FREQUENCY D ISPERSIVE PHENOMENA CHA RACTERIZA TION 73 
 
In particular, it is considered the real and imaginary part of 𝑌22, report-
ed in Fig. 2.17. The inputs of the network are the frequency and the bias 
drain voltages, the outputs are the real and imaginary part of 𝑌22 of the 
considered transistor. 
The only ANN variable of choice is the number of hidden neurons. In 
order to experimentally find its optimal value, a large set of ANNs (i.e., 
above one thousand), with various number of hidden layer neurons was 
identified. Then, for each neuron number, the mean and minimum errors 
were analyzed to find the optimum. 
The first case considered is the interpolation, so the measurement at 
𝑉𝐷𝑆 = 6 𝑉 was removed from the training set, and the predicted output for 
𝑉𝐷𝑆 = 6 𝑉 was compared with the measured one in all the considered fr e-
quency band. The error (𝑒) was defined as: 
 
𝑒 = |xpred − xmeas | , (2.84) 
where 𝑥𝑝𝑟𝑒𝑑 is the ANN prediction and 𝑥𝑚𝑒𝑎𝑠  is the measurements. 
 
Fig. 2.17 Real (upper) and imaginary (lower) parts of 𝑔𝑑𝑠 measured on a 
4x25-µm GaAs pHEMT in the frequency range 5 Hz – 10 MHz. 
Bias point 𝑉𝐺 = −0.6 𝑉, 𝑉𝐷 = [1 𝑉− 9 𝑉]. 
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The minimum (a) and the mean (b) errors as a function of number of 
neurons are reported in Fig. 2.18, it is clear that the optimal number of 
hidden layer neurons is between 10 and 22. The measured small-signal 
𝑌22, real and imaginary part, are compared to the predicted ones by an 
ANN with the optimal number of hidden neurons (i.e., 19) in Fig. 2.19: the 
ANN is clearly able to correctly predict the measured data. 
 
Fig. 2.18 Mean (a) and minimum (b) errors as a function of the number of 
middle layer neurons relative to the interpolation case study.  
 
Fig. 2.19 Predictions of the identified ANN on real and imaginary parts of 
𝑌22 for the bias point 𝑉𝐺 = −0.6 𝑉, 𝑉𝐷 = 6 𝑉. The ANN predicts in 
a very accurate way the low frequency deviations. 
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A more challenging task is to predict the transistor response beyond 
the measured data set (i.e., extrapolation). So, this time, the measurement 
at 𝑉𝐷𝑆 = 9 𝑉 was removed from the training set, then the response of the 
ANN for this drain voltage was compared with the measured data in the 
entire frequency band. Like in the previous case, minimum (a) and mean 
(b) error is represented in Fig. 2.20. This time it is harder to identify an op-
timal range of number of neurons, but the previously adopted range (10 – 
22 neurons) seems to be a good choice. An ANN with 22 hidden layer 
neuros was extracted and Fig. 2.21 presents a comparison between the 
predicted and the measured small-signal low-frequency response. The 
predictions are still good, even if the accuracy is slightly worse than in the 
previous case. 
 
Fig. 2.20 Mean (a) and minimum (b) errors as a function of the number of 
middle layer neurons relative to the extrapolation case study.  
 
Fig. 2.21 Predictions of the identified ANN on real and imaginary parts of 
𝑌22 for the bias point 𝑉𝐺 = −0.6 𝑉, 𝑉𝐷 = 9 𝑉. The  ANN predictions 
and the measurements are in good agreement. 
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Considering the overall complexity of the task, the presented approach 
gives very interesting results with reduced efforts: ANNs are able to accu-
rately model a highly non-linear behavior, like low-frequency output con-
ductance dispersion due to trapping effects. 
 
2 .3  C O N C L US ION  
In this section the VNA has been described: its architecture and its 
components have been reported, moreover different calibration tech-
niques have been detailed. 
In the second part of the chapter low -frequency dispersive phenomena 
have been analyzed with a simplified analytical formulation. This formu-
lation allows to identify the causes of the deviations of the transistor 
measured parameters under low frequency operation. By adopting the de-
scribed approach it is possible to identify which measured quantity gives 
more information about the observed phenomenon. This allows a more 
clear interpretation of the measured trends. 
In the last part of the chapter, it has been investigated the use of an 
ANN to model the low-frequency output conductance of a microwave 
transistor. In particular, the extracted network has shown adequate per-
formance both in interpolation and extrapolation tests. 
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3  NO I S E C HAR ACTERI ZATI ON AND  M ODELI NG 
The communications between humans or machines are made through 
signals. A signal can be defined as a variation of a physical phenomenon 
associated in some ways to an information. 
Once transmitted, signals are always received with some form of deg-
radation, mainly: 
A TTENUA TION , due to the propagation of the signal into the environ-
ment, like open-space geometrical attenuation or attenuation due to 
losses into a communication cable. If the attenuation is too strong 
the signal can’t be received, thus the communication fails. 
NOIS E , due to fluctuations in the environment, like a conversation be-
tween two people interrupted by the passage of a car or a transmis-
sion between an earth station and a satellite disturbed by iono-
sphere scintillation. These fluctuations in the environment cause 
unpredictable modifications of the physical phenomenon exploited 
for the communication. If these modifications are too strong it is no 
more possible to extract the transmitted information, thus the 
communication fails. 
In this chapter, after a brief introduction on noise in electronic devices 
with the related measurement systems, the most important electromagnet-
ic simulation techniques will be reported. Successively, an innovative 
noise model and its related extraction procedure are presented [1]. Finally, 
a low-noise amplifier, designed exploiting the proposed model, is repor t-
ed. 
3 .1  N O IS E M EA SU R EM ENTS  
Electronic noise is a random fluctuation of an electronic signal. Noise is 
produced by several sources: 
THERM A L NOIS E  (Johnson [2] or Nyquist [3] noise) is generated by ran-
dom thermal agitation of the electrons. 
FLICKER NOIS E, it has a 1 𝑓⁄   or “pink” power spectrum and is due to var-
ious causes, like channel impurities or generation–recombination of 
charges. 
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S HOT NOIS E , is originated by the fact that current is the flow of discrete 
electrons. 
BURS T NOIS E,  called also pop-corn noise, consists in step-like transitions 
between two voltage (or current) levels, at unpredictable times. The 
most common cause of this noise is random charge trapping and 
emission in defects of the semiconductor. 
The thermal noise is the main noise source in microwave circuits, so 
generally all the other types of noise are treated in terms of an equivalent 
thermal noise [4]. 
Let us consider a resistor. Its electrons have a kinetic energy function of 
the temperature (𝑇 in kelvin degree). Thus the electrons move with a ran-
dom motion, producing small voltage fluctuations at the resistor terminals 
(Fig. 3.1a). This voltage has a null mean value but its mean RMS value 
(𝑣𝑛
𝑅𝑀𝑆) can be calculated using the Plank black-body radiation law [5]: 
 
𝑣𝑛
𝑅𝑀𝑆 = √
4ℎ𝑓𝐵𝑅
𝑒ℎ𝑓/𝑘𝑇 − 1
 , (3.1) 
where ℎ is the Plank constant, 𝑘 the Boltzmann constant, 𝑓 is the center 
frequency of the bandwidth 𝐵, and 𝑅 is the considered resistor resistance. 
For frequencies up to some terahertz and temperature above 100 K 
ℎ𝑓/𝑘𝑇 ≪ 1 so the denominator of equation (3.1) can be substituted by its 
first order Taylor series expansion; this leads to: 
 
𝑣𝑛
𝑅𝑀𝑆 = √4𝑘𝑇𝐵𝑅 . (3.2) 
So the noisy resistor in Fig. 3.1a can be separated in an ideal noiseless 
resistor plus a noise source 𝑣𝑛  (Fig. 3.1b). In addition the maximum noise 
power that can be transferred to a load (available noise power) can be ex-
pressed as: 
 
𝑁 =
(𝑣𝑛
𝑅𝑀𝑆)
2
4𝑅
=
4𝑘𝑇𝐵𝑅
4𝑅
= 𝑘𝑇𝐵 
, (3.3) 
where 𝑁 is the available thermal noise power. It is worth noticing that the 
available noise power is not a function of the frequency, thus the thermal 
noise is called a “white” noise. 
 
Fig. 3.1 Resistor generating thermal noise (a) and its equivalent circuit (b) 
where the noise source is treated separately. 
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3.1.1 Noise Figure and Noise Parameters 
Noise is ubiquitous in communications: each transmitted signal, in a 
circuit interconnection or in the air, is received with some noise added. If 
the received signal power is comparable to the noise power, it can be diffi-
cult to separate the meaningful information (i.e., the signal) from the noise, 
thus the communication can fail. So signal to noise ratio is a very im-
portant figure of merit of the quality of a received signal, it is defined as: 
 
𝑆𝑁𝑅 =
𝑆
𝑁
 , (3.4) 
where 𝑆 is the signal available power, and 𝑁 is the noise available power. 
Noise is somewhat related to the entropy (i.e., a measure of the disor-
der in a system), if another element is added to a system its entropy, and 
so the noise, can only increase, thus the signal to noise ratio decreases. The 
noise factor is the figure of merit of this degradation, it is defined as the 
ratio between the signal to noise ratio at the input and at the output: 
 
𝐹 =
𝑆𝑁𝑅𝐼𝑁
𝑆𝑁𝑅𝑂𝑈𝑇
|
𝑇=𝑇0
=
𝑆𝐼𝑁
𝑁𝐼𝑁
𝑆𝑂𝑈𝑇
𝑁𝑂𝑈𝑇
|
𝑇=𝑇0
 , (3.5) 
where 𝑆𝑁𝑅𝐼𝑁 is the signal (𝑆𝐼𝑁) to noise (𝑁𝐼𝑁) ratio at the input, 𝑆𝑁𝑅𝑂𝑈𝑇  is 
the signal (𝑆𝑂𝑈𝑇) to noise (𝑁𝑂𝑈𝑇) ratio at the output and 𝑇0 the temperature. 
As said before the signal to noise ratio is always degraded by a system, so 
for any real system 𝐹 > 1. 
Considering a generic two-ports with a noise source at temperature 𝑇0 
and a signal source whit 𝑆𝐼𝑁 available input power, its noise factor (𝐹) can 
be written as: 
 
𝐹 =  
𝑆𝐼𝑁
𝑁𝐼𝑁
𝑆𝑂𝑈𝑇
𝑁𝑂𝑈𝑇
|
𝑇=𝑇0
=
𝑆𝐼𝑁
𝑘𝑇0𝐵
𝐺𝑆𝐼𝑁
𝐺𝑘𝑇0𝐵 + 𝑁𝐴𝐷𝐷
=
𝐺𝑘𝑇0𝐵 + 𝑁𝐴𝐷𝐷
𝐺𝑘𝑇0𝐵
 , (3.6) 
where 𝐺 is the available power gain of the two-ports [4] and 𝑁𝐴𝐷𝐷  the 
noise added by the two-ports. 
When the temperature is the reference temperature (290 K) this defini-
tion for the noise figure is the one adopted by the IEEE [6].  
Another noise parameter, directly derivable from the noise factor, is the 
noise figure (𝑁𝐹): 
 
𝑁𝐹 = 10 log10 𝐹  . (3.7) 
Another figure of merit, derived from the noise factor, is the effective 
input noise temperature (𝑇𝑒). It can be seen as the additional source tem-
perature that ensures the same available noise output power if the two-
ports would be noiseless. So: 
 
𝑁0 = 𝐺𝑘𝑇0𝐵 + 𝑁𝐴𝐷𝐷 = 𝐺𝑘𝐵(𝑇0 + 𝑇𝑒)  ⇒  𝑇𝑒 =
𝑁𝐴𝐷𝐷
𝐺𝑘𝐵
 , (3.8) 
and: 
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𝐹 =
𝐺𝑘𝑇0𝐵 + 𝑁𝐴𝐷𝐷
𝐺𝑘𝑇0𝐵
=
𝐺𝑘𝐵(𝑇0 + 𝑇𝑒)
𝐺𝑘𝑇0𝐵
=
𝑇0 + 𝑇𝑒
𝑇0
= 1 +
𝑇𝑒
𝑇0
 
. (3.9) 
The noise behavior of a two-port network (Fig. 3.2a) can be described 
by two correlated noise sources connect to a noise-free equivalent of the 
two-port network [4], as represented in Fig. 3.2b. Other equivalent repre-
sentations are also possible (Z, ABCD, etc.). 
The matrix representation for the Y description is: 
 
[
𝐼1
𝐼2
] = [
𝑌11 𝑌12
𝑌21 𝑌22
] [
𝑉1
𝑉2
] + [
𝑖𝑛1
𝑖𝑛2
] ⇒ 𝐼 = 𝑌 ⋅ 𝑉 + 𝐼𝑛 , (3.10) 
where 𝑖𝑛1 and 𝑖𝑛2 are the noise sources at the input and at the output, 𝑌 
the small-signal parameters matrix of the noiseless two-ports and 𝐼𝑛 the 
noise vector.  
As the noise sources 𝑖𝑛1 and 𝑖𝑛2 are random variables, it is convenient 
to convert this information into a deterministic number, like it has been 
done previously with the single noise voltage source. For this reason the 
noise correlation matrix is introduced: it is defined as the mean value of 
the multiplication of the noise vector for its complex-conjugate. For exam-
ple the Y-parameters noise correlation matrix (i.e., 𝐶𝑌) relative to equation 
(3.10) is:  
 
𝐶𝑌 = [
𝑖𝑛1
𝑖𝑛2
] ∗ [𝑖𝑛1
∗ 𝑖𝑛2
∗ ] = [
𝑖𝑛1𝑖𝑛1
∗ 𝑖𝑛1𝑖𝑛2
∗
𝑖𝑛2
∗ 𝑖𝑛1 𝑖𝑛2𝑖𝑛2
∗
] , (3.11) 
where with 𝑥  denotes the mean value of 𝑥  and 𝑥∗ its complex-conjugate. 
This matrix has similar properties to small-signal parameter matrixes, so 
in a parallel combination of two networks the Y-parameter noise correla-
tion matrix of the total network is the sum of the Y-parameter noise corre-
lation matrix of each network. 
So the noise behavior of a two-port network depends on four parame-
ters, 𝐶𝑌11 and 𝐶𝑌22, both real and describing the mean square fluctuations 
of the noise sources and 𝐶𝑌12 = 𝐶𝑌22
∗ , complex, describing the correlation 
existing between the noise sources [7]. In a similar way the noise factor of 
a two-port network depends on the source termination through a set  of 
independent noise parameters [8]. The most used are: 
 
Fig. 3.2 Noisy two-ports (a) and its equivalent description as a noiseless 
two-ports with two correlated noise sources (b). 
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M INIM UM  NOIS E FA CTOR (𝐹𝑀𝐼𝑁) ,  minimum achievable noise factor of the 
considered two-port network. 
OPTIM UM  SOURCE REFLE CTION COEFFICIENT (Γ𝑂𝑃𝑇) ,  at this source ter-
mination 𝐹  is equal to 𝐹𝑀𝐼𝑁 . As the optimum source reflection coef-
ficient is complex it counts as two parameters. 
EQUIV A LENT NOISE RES IS TANCE (𝑅𝑁) , this parameter characterizes how 
rapidly the noise factor 𝐹  diverges from 𝐹𝑀𝐼𝑁  as the source reflec-
tion coefficient (Γ) diverges from Γ𝑂𝑃𝑇 . 
The noise factor can be written as a function of the source reflection co-
efficient (Γ) [4]: 
 
𝐹 = 𝐹𝑀𝐼𝑁 + 4
𝑅𝑁
𝑍0
|Γ − Γ𝑂𝑃𝑇 |
2
|1 + Γ𝑂𝑃𝑇 |
2(1 − |Γ|2)
 , (3.12) 
where 𝑍0 is the reference impedance. 
A three-dimensional representation of equation (3.12) is reported in 
Fig. 3.3, the noise factor 𝐹  is a paraboloid centered in Γ𝑂𝑃𝑇  and with vertex 
𝐹𝑀𝐼𝑁 . 
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3.1.2 Noise Measurements 
Source-pull techniques are exploited to obtain the noise parameters of 
a two-port network [9]: the source termination is varied and for each point 
the noise factor is measured. Two main techniques are exploited to meas-
ure the noise parameters. 
THE Y-FA CTOR TECNIQUE,  where the noise factor is obtained from two 
measurements with two different noise powers (𝑁𝐻𝑂𝑇  and 𝑁𝐶𝑂𝐿𝐷 ) 
corresponding to two different temperatures (𝑇𝐻𝑂𝑇  and 𝑇𝐶𝑂𝐿𝐷 ): 
 𝑁𝐻𝑂𝑇 = 𝑘𝐵𝐺(𝑇𝐻𝑂𝑇 + 𝑇𝑒) , (3.13) 
 
𝑁𝐶𝑂𝐿𝐷 = 𝑘𝐵𝐺(𝑇𝐶𝑂𝐿𝐷 + 𝑇𝑒) 
, (3.14) 
The parameter to be measured is the Y-factor, defined as the ratio 
between 𝑁𝐻𝑂𝑇  and 𝑁𝐶𝑂𝐿𝐷 : 
 𝑌 =
𝑁𝐻𝑂𝑇
𝑁𝐶𝑂𝐿𝐷
=
𝑇𝐻𝑂𝑇 + 𝑇𝑒
𝑇𝐶𝑂𝐿𝐷 + 𝑇𝑒
 , (3.15) 
it is now possible to achieve the effective input noise temperature 𝑇𝑒  
and so the noise factor 𝐹  (see equation (3.9)): 
 𝑇𝑒 =
𝑇𝐻𝑂𝑇 − 𝑌 𝑇𝐶𝑂𝐿𝐷
𝑌 − 1
⇒ 𝐹 = 1 +
𝑇𝐻𝑂𝑇 − 𝑌 𝑇𝐶𝑂𝐿𝐷
𝑇0 (𝑌 − 1)
 . (3.16) 
An avalanche diode is often used as noise source [10]: when the di-
ode is not biased (cold) there is only some thermal noise at its out-
put, instead when the diode is polarized near the breakdown region 
it generates a lot of noise (hot). This “hot” state is quantified by the 
Excess Noise Ratio (ENR): 
 
Fig. 3.3 Three-dimensional representation of noise factor as a function of 
the source reflection coefficients. 
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 𝐸𝑁𝑅 = 10log10 (
𝑇𝐻𝑂𝑇 − 𝑇𝐶𝑂𝐿𝐷
𝑇0
)   . (3.17) 
Naturally also additional noise coming from the interconnections 
and the receiver input circuitry is measured in this way, but it can 
be compensated by performing additional measurements: one with 
a thru connected in place of the DUT and one connecting the noise 
source directly to the receiver. 
THE COLD -S OURCE TECHNIQUE,  the main draw-back of the Y-factor 
technique is that two measurements, and the relative change of the 
noise source status, are required. So the Y-factor techniques could 
be quite slow, and not suitable for noise-parameter extraction, 
where a lot of measurements are needed. The cold-source technique 
overcomes these problems, performing a single measurement of the 
output noise power to extract 𝑇𝑒 , according to equations (3.8) and 
(3.9). In order to correctly achieve the effective input noise temper a-
ture both the device available gain 𝐺 and the receiver gain-
bandwidth product must be previously determined. Other calibr a-
tion steps are also necessaries to identify the noise added by the in-
terconnections and the receiver (for further details see [11]). 
In conclusion the cold-source technique has a longer and more 
complex calibration than the Y-factor technique but it is overall fast-
er  and preferable if a lot of measurements must be carried out. 
Once obtained a large set of noise factors as a funct ion of the source re-
flection coefficient (minimum 4 but to minimize the uncertainty a lot more 
are used) the four noise parameters can be obtained through fitting of the 
measurement data. Several techniques are present in literature [12, 13, 14, 
15, 16]. 
 
3 .2  EL E C T R OM A GN ETIC A N A LYS ES  
In theory, the electromagnetic properties of every structure can be de-
scribed by using the Maxwell equations: 
 
∇ × ?⃗? = −
𝜕?⃗? 
𝜕𝑡
 , (3.18) 
 
∇ × ?⃗? = 𝐽 +
𝜕?⃗? 
𝜕𝑡
 , (3.19) 
 
∇ ⋅ ?⃗? = 𝜌 , (3.20) 
 
∇ ⋅ ?⃗? = 0 , (3.21) 
with the associated constitutive equations: 
 
?⃗? = 𝜇?⃗?  , (3.22) 
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?⃗? = 𝜖?⃗?  . (3.23) 
So every problem concerning the computation of electrical and magnetic 
fields, from antenna analyses or microwave circuit design to the most 
basic circuits, theoretically could be solved using the equations above. 
Nevertheless, to be able to predict the behavior of a real structure is a 
far cry from to have a complete set of laws: for realistic problems, approx-
imations are usually required because of the high complexity of the real 
environment.  
The approximation of Maxwell’s equations is known as Computational 
ElectroMagnetics (CEM). 
Various types of CEM techniques have been developed and two main 
groups can be identified [17]: 
FULL -WA V E  methods approximate the Maxwell equations numerically. 
The most important techniques are: 
o Method of Moments (MoM) [18]; 
o Finite Elements Method (FEM) [19]; 
o Finite Differences in Time Domain (FDTD) [20]. 
All these methods discretize the structure to be analyzed into a 
number of smaller elements (i.e., a mesh is defined). These tech-
niques are potentially very accurate, depending on the discretiza-
tion (i.e., mesh size): a finer mesh leads to more accurate predictions 
but longer simulation time. 
A S YM PTOTIC  methods are based on an approximation of the Maxwell 
equations, whose validity increases with frequency. Examples of 
these methods are: 
o Physical Optics (PO), where the Maxwell’s equations short-
wavelength approximation is used [21]; 
o Geometrical Optics (GO) is a ray-based method, so the elec-
tromagnetic waves are treated like rays. It is intended for the 
analysis of electrically large dielectric structures [22]; 
o Uniform Theory of Diffraction (UTD), where also the edge 
diffraction, ignored by the two previous techniques, is consid-
ered [23]. 
In the following part of this section the MoM will be described, as this 
is the one exploited in the EM simulator used in this work. 
The MoM is probably the most used CEM for microwave and RF ap-
plications, because it has a very good accuracy and computational effi-
ciency in these application fields.  
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A 3D-complex structure is dived into some layers, as seen in Fig. 3.4. 
The metallization is modeled as a zero-thickness metal between dielectric 
layers [24]. 
Then the metallization is divided in several subsections (i.e., meshes), 
like in the example reported in Fig. 3.5. Now the effect of the surface cur-
rent of each subsection on the surface current in every other subsections is 
calculated and stored into a matrix. These interactions are computed using 
a specific Green function. 
Boundary conditions are applied to all the interactions and the surface 
currents in each section is calculated. As an example for a lossless conduc-
tor, its total tangential electric field must be null, so the currents in each 
section of the conductor are adjusted so that its total generated tangential 
electric field is equal to zero. If a non-lossless conductor is involved, its 
tangential electric field is imposed proportional to the current in the sub-
section, according to the Ohm’s law. 
The MoM is very accurate if high-conductive surfaces are involved: it is 
worth noticing that only the metallization is discretized, and not the die-
lectric parts around it. Moreover a lot of important parameters (e.g., small-
                    
Fig. 3.5 Metallization (left) and its division in numerous subsections 
(right). 
 
 
 
Fig. 3.4 3-Dimensional structure divided into four different dielectric 
layers. Between each layer a zero-thickness metal layer is present. 
The whole structure is inserted into a metal box. 
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signal parameters) can be directly derived from the calculated surface cur-
rents.  
One of the weak points of the MoM is the impossibility to handle in-
homogeneous materials (e.g., highly doped regions where dielectric con-
stant changes as a function of the density of impurities, and so the pos i-
tion); in these cases a volumetric mesh is required, but it is computational-
ly very expensive. Another draw -back is the required mesh size: for high-
er frequencies a more fine mesh is needed (subsection dimensions must be 
more or less one tenth of the wavelength), it can be seen that the problem 
complexity scales as 𝑓6, so if the frequency doubles then the simulation 
time increases of 64 times. 
In the next part of the chapter an innovative noise and small-signal 
model based on EM-analyses and noise measurements will be presented. 
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3 .3  G A N  N O IS E M O D EL B A S ED  O N EM - S IM U LA TIONS  
Low-Noise Amplifiers (LNAs) play a very important role in receiver 
front-ends, being the most important contributor to the overall system r e-
ceiving performance. 
The GaN HEMT is a promising candidate for robust low -noise applica-
tions [25, 26] due to its good noise performance, excellent linearity and r o-
bustness. Additionally, by using GaN HEMTs, the entire transmit-
ter/receiver front-end could be integrated in the same chip, with signifi-
cant advantages in terms of cost and occupied space. However, the proper 
identification of a model able to accurately predict GaN HEMT noise per-
formance is not trivial and many studies have been devoted to accomplish 
this challenging task [27, 28, 29, 30, 31, 32, 33, 34]. 
In the following will be developed a new procedure for the definition 
and identification of a low-noise transistor model suitable for LNA design. 
Such a kind of application poses tight modeling requirements since it is 
necessary a sound physical basis of the transistor parasitic network ele-
ments in order to accurately reproduce noise behavior and properly ac-
count for those transistor layout modifications (e.g., inductive source de-
generation) needed for LNA performance optimization. 
Source degeneration is widely used in LNA design and consists in in-
serting a lossless inductance (or a microstrip line) between the transistor 
source and the via hole to ground. This introduces a series feedback that 
reduces the transistor available gain but moves the best input termination 
for noise closer to the conjugate match termination. 
As an example, Fig. 3.6 shows the noise factor measured with 50-Ω 
source impedance and the parameter 𝑆11 for a degenerated 8x50-μm GaN 
HEMT (degeneration equivalent inductance is 110 pH) predicted by a 
model where the parasitic network is identified by using the procedure 
described in this work and a simpler one, based on DC and S-parameters 
measurements [35]. The different accuracy level is well evident even if 
without source degeneration the quality of the small-signal response and 
noise performance predicted by the two models would be exactly the 
same. 
Moreover, the noise contribution of the parasitic network is generally 
not negligible, as evident in Fig. 3.7, where the minimum noise figures for 
a 2x50-μm GaN HEMT with and without parasitic noise contribution are 
compared (in this second case the parasitic network temperature was set 
to 0 K). 
In particular, a modeling procedure usable by designers without spe-
cific modelling knowledge has been developed. To this end, iterative and 
optimization-based model identification procedures are not a good choice 
as they can lead to incorrect and non-physical results if not carried out by 
people with in-depth experience in device modeling. As an alternative, a 
model identification procedure based on linear regression is proposed 
here. Indeed, linear regression requires only few interactions by the user 
(in this case just the frequency range should be defined) and is clearly  
more straightforward. 
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The linear parasitic effects due to the transistor layout are modeled by 
a lumped-element network, identified by means of an analytical proce-
dure exploiting several full-wave electromagnetic (FW-EM) simulations. 
On the other hand, the active intrinsic core of the device is modeled by 
means of a black-box noiseless two-ports having input and output corre-
lated noise sources. 
Performing FW-EM simulations of the different layout regions of the 
device allows one to develop a parasitic model where the contributions of 
each region is well determined; thus, layout parts can be modified (e.g., 
the via holes can be removed) preserving the accuracy of the model noise-
performance and small-signal response.  
As far as the intrinsic core is concerned, a black-box representation is 
chosen as it is very easy to be identified and implemented since parame-
 
Fig. 3.6 Prediction of the noise factor with 50-Ω source impedance (up-
per) and 𝑆11 (lower) for a degenerated 8x50-μm GaN HEMT 
where layout parasitic elements  are correctly taken (black line) 
and not taken (red line with dots) into account; measurements in 
frequency range 2 – 18 GHz are also reported (crosses). 
 
Fig. 3.7 Minimum noise figure for a 2x50-μm GaN HEMT where noise 
introduced by the parasitic network is taken (blue line with dots) 
and not taken (red line) into account. 
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ters associated with the intrinsic core are process-related and cannot be 
modified by the designer. 
An important benefit of the developed technique is that very simple 
scaling rules can be straightforwardly applied to the proposed model to 
get the noise and small-signal performance for differently sized devices. 
 
3.3.1 Manifold parameters extraction 
A classic transistor device model can be divided into two fundamental 
parts: the parasitic network and the intrinsic device or “intrinsic core”. The 
latter represents the active area of the device, including the current genera-
tor, while the parasitic network takes into account the access structures to 
the intrinsic device.  
Through FW-EM simulations of the device layout, the effects of the 
parasitic network can be characterized and modelled properly. In this con-
text, coupling phenomena associated with the doped semiconductor sub-
strate are not taken into account, as they have been found generally negli-
gible [36, 37, 38, 39]. This assumption is further confirmed by the exper i-
mental validation. 
The robustness of the transistor model is strongly dependent on the ac-
curacy of the parasitic network description. In this respect, the typical lay-
out of a HEMT device has been subdivided in four different regions (Fig. 
3.8): 
REG IONS  ( I)  A ND  ( II)  enclose gate and drain manifolds, which feed the 
signal to the fingers. 
REG ION ( III)  encloses the via holes, which provide connections to the 
backplane metallization. 
 
Fig. 3.8 Parasitic effects in the device layout: gate (I) and drain (II) mani-
folds, via-holes (III) and finger regions with air bridges (IV). 
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REG ION ( IV )  encloses the fingers and the air bridges, which connect the 
source fingers to the via hole pads. 
A lumped-element network can be associated with each region as 
shown in Fig. 3.9a. For the manifolds (i.e., regions I and II), whose layout 
is reported in Fig. 3.9b, a resistor RGM (RDM) and an inductor LGM (LDM) 
(where “M” stands for manifold, “G” for gate and “D” for drain) model 
the series parasitic effects. Instead, the parasitic capacitive coupling b e-
tween the manifold and the substrate is modeled by two capacitors: C1GM 
(C1DM) and C2GM (C2DM), forming with the other elements the PI-shape net-
work in Fig. 3.9c. 
It is worth noticing that, with the aim of preserving a high comput a-
tional efficiency, the intrinsic device is modelled by a two-port network. 
This choice necessary leads to compact all the ports which give access to the 
intrinsic device (e.g., ports 2,3,4,5 in Fig. 3.9c) into a single one. The accu-
racy of this approximation has been largely demonstrated in [38], [39] and 
is confirmed by all the parasitic network lumped descriptions (e.g., [40]), 
which are inherently based on the same hypothesis. This greatly reduces 
the complexity of the model and speeds up the model extraction. 
The parasitic effects associated with the via holes (i.e., region III), 
whose layout is shown in Fig. 3.9d, are modeled by a simple series connec-
 
Fig. 3.9 Whole parasitic network of the transistor (a). Gate manifold (b) 
and associated lumped element description (c) (identical for the 
drain manifold). Via hole (d) and associated lumped element de-
scription (e). 
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tion of the resistor RVH and the inductor LVH, as reported in Fig. 3.9e. Final-
ly, considering region (IV), three capacitors (CGS, CDS and CGD) model the 
capacitive coupling between the fingers and between the fingers and the 
air-bridge, whilst the series parasitic effects of the fingers and the air -
bridge are taken into account by three resistor -inductor series (RG, LG and 
RD, LD and RS, LS) forming with the other elements the whole parasitic 
network reported in Fig. 3.9a.  
As shown in Fig. 3.9d, the manifolds are considered as two-port net-
works, where one port is at the extrinsic plane of the transistor and the 
other one connects to the finger region (i.e., gate or drain fingers). The Y 
matrix associated with the manifold network in Fig. 3.9d is: 
 
𝑌𝑋𝑀
=
[
 
 
 𝑗𝜔𝐶1
𝑋𝑀 +
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀 (𝜔)
−
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀(𝜔)
−
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀(𝜔)
𝑗𝜔𝐶2
𝑋𝑀 +
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀 (𝜔)]
 
 
 
 , (3.24) 
where 𝑋 stands for 𝐺 or 𝐷 . 
As an example, Fig. 3.10 shows, for a 4x50 µm GaN HEMT, the real 
part of −(𝑌12
𝐷𝑀)−1, corresponding to 𝑅𝐷𝑀 (𝜔), obtained by an FW-EM simu-
lation of region (II). The parameter is clearly linear with the square root of 
the frequency. This shape is reasonably due to the skin effect, and it is 
clearly not negligible since the parameter variation is very large. In this 
 
Fig. 3.10 Resistive coefficient of the drain manifold of a 4x50-μm GaN 
HEMT vs. square root of frequency. FW -EM simulations (dots) 
are fitted with the formulation reported in equation (3.25) (line). 
 
Fig. 3.11 Finger region parasitic model and associated equivalent represen-
tation adopted for parameter extraction. 
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respect, the resistors 𝑅𝐷𝑀 (𝜔) and 𝑅𝐺𝑀(𝜔) are assumed frequency depend-
ent to model such a variation. 
In literature, several types of formulations are available to model the 
skin effect [41], [42]. In our case, the following simple analytical expression 
has been empirically found to be suitable: 
 
𝑅𝑋𝑀 (𝜔) = 𝑅𝐷𝐶
𝑋𝑀 + (1 + 𝑗)𝑅𝑅𝐹
𝑋𝑀√𝜔 , (3.25) 
where 𝑋 stands for 𝐺 or 𝐷 . 
All the manifold model parameters can be easily extracted from FW -
EM simulations of regions (I) and (II). The elements 𝑅𝐷𝐶
𝑋𝑀  and 𝑅𝑅𝐹
𝑋𝑀  can be 
determined by a linear regression: 
 
−ℜ(
1
𝑌12
𝑋𝑀
) = 𝑅𝐷𝐶
𝑋𝑀 + 𝑅𝑅𝐹
𝑋𝑀√𝜔 . (3.26) 
Successively, the inductance can be straightforwardly extracted with 
the following formula: 
 
𝐿𝑋𝑀 = 𝑚𝑒𝑎𝑛 (ℑ (−
1
𝜔𝑌12
𝑋𝑀
)−
𝑅𝑅𝐹
𝑋𝑀
√𝜔 
) , (3.27) 
where the mean value is calculated over the whole frequency range. 
Once obtained the value of LXM, the elements 𝐶1
𝑋𝑀  and 𝐶2
𝑋𝑀  can be de-
termined by: 
 𝐶1
𝑋𝑀 = 𝑚𝑒𝑎𝑛 (
1
𝜔
ℑ (𝑌11
𝑋𝑀 −
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀 (𝜔)
))  , (3.28) 
 𝐶2
𝑋𝑀 = 𝑚𝑒𝑎𝑛 (
1
𝜔
ℑ (𝑌22
𝑋𝑀 −
1
𝑗𝜔𝐿𝑋𝑀 + 𝑅𝑋𝑀 (𝜔)
))  . (3.29) 
Also in this case the mean value is calculated over the whole frequency 
range. 
The Z parameter associated with the via hole model in Fig. 3.9e is: 
 
𝑍𝑉𝐻 = 𝑅𝑉𝐻(𝜔) + 𝑗𝜔𝐿𝑉𝐻 , (3.30) 
where the skin effect is taken into account with 
 
𝑅𝑉𝐻(𝜔) = 𝑅𝐷𝐶
𝑉𝐻 + (1 + 𝑗)𝑅𝑅𝐹
𝑉𝐻√𝜔 . (3.31) 
Analogously to equation (3.26), 𝑅𝐷𝐶
𝑉𝐻  and 𝑅𝑅𝐹
𝑉𝐻  can be extracted by a lin-
ear regression of the real part of ZVH on the FW-EM simulation data of re-
gion (III): 
 
ℜ(𝑍𝑉𝐻) = 𝑅𝐷𝐶
𝑉𝐻 + 𝑅𝑅𝐹
𝑉𝐻√𝜔 , (3.32) 
while LVH can be determined by: 
 
𝐿𝑉𝐻 = 𝑚𝑒𝑎𝑛 (
ℑ(𝑍𝑉𝐻) − 𝑅𝑅𝐹
𝑉𝐻√𝜔
𝜔
) , (3.33) 
where the mean value is calculated over the whole frequency range. 
The small-signal response of region (IV) can be extracted from FW -EM 
simulations of the whole parasitic network by de-embedding the contribu-
tion of regions (I), (II) and (III). 
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The model parameter extraction of this layout region can be more con-
veniently carried out by exploiting an equivalent “T” representation (see 
Fig. 3.11) of the finger region sub-network in Fig. 3.9a. The Z matrix asso-
ciated with this representation can be expressed by: 
 
𝑍 = [𝑍
𝐺 + 𝑍𝑆 𝑍𝑆
𝑍𝑆 𝑍𝐷 + 𝑍𝑆
] , (3.34) 
where: 
 
𝑍𝑋 = 𝑅𝑋 + 𝑗𝜔𝐿𝑋 +
1
𝑗𝜔𝐶𝑋
 , (3.35) 
in which X stand for G, D, or S. 
Starting from ZS , the elements CS and LS can be extracted by the linear 
regression of: 
 
𝜔ℑ(𝑍𝑆) = 𝜔ℑ(𝑍12) = 𝜔
2𝐿𝑆 −
1
𝐶 𝑆
 , (3.36) 
and RS can be determined by the regression: 
 
𝑅𝑆 = 𝑚𝑒𝑎𝑛(ℜ(𝑍12)) , (3.37) 
where the mean value is calculated over the whole frequency range.  
Once obtained the source parasitic parameters, an identical procedure 
can be applied to 𝑍𝐺 = 𝑍11− 𝑍
𝑆  and 𝑍𝐷 = 𝑍22 − 𝑍
𝑆  to obtain the gate and 
drain parasitic parameters. 
Finally, a Δ − 𝑌 transformation applied to the capacitors allows getting 
the parasitic elements of the network in Fig. 3.9a: 
 
𝐶 𝐺𝑆 =
𝐶 𝐺𝐶𝑆 + 𝐶𝐷𝐶 𝑆 + 𝐶𝐺𝐶𝐷
𝐶𝐷
 , (3.38) 
 
𝐶 𝐷𝑆 =
𝐶𝐺𝐶 𝑆+ 𝐶 𝐷𝐶 𝑆+ 𝐶 𝐺𝐶𝐷
𝐶𝐺
 
, (3.39) 
 
𝐶 𝐺𝐷 =
𝐶𝐺𝐶 𝑆+ 𝐶 𝐷𝐶 𝑆+ 𝐶 𝐺𝐶𝐷
𝐶𝑆
 
. (3.40) 
The FW-EM simulations (DC to 50 GHz), needed for the identification 
of the parasitic network model previously discussed, have been carried 
out by means of a 3-D planar FW-EM solver [43]. 
The geometry of the metal layer and the physical constants of interest 
have been determined by the foundry manual. Fig. 3.12a, Fig. 3.12b, and 
Fig. 3.12c show the layouts exploited to perform the FW-EM simulations. 
The structures described in the foundry design kit (i.e., GDSII files) were 
slightly simplified in order to improve the simulation speed by reducing 
the number of dielectric layers to the ones reported in Fig. 3.13 (e.g., the 
four simulations needed to extract the lumped parasitic network of a 4x50-
μm transistor required less than 2 hours by means of an 8 -core Intel-Xeon 
mini-workstation with 32 GB of RAM). 
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As discussed in the previous section, in the FW -EM simulations the 
manifolds are described as n-port networks (see Fig. 3.12b) and succes-
sively reduced to two-port networks by using the formulation reported in 
[38]. 
The great advantage of the procedure proposed in this work is that it 
can be straightforwardly implemented in any numerical computing envi-
ronment or by means of a custom program in high-level language. In our 
case, a MATLAB [44] script has been developed that automatically extracts 
the values of the parasitic-network lumped elements starting from the 
FW-EM simulations. 
As a case study three GaN HEMTs have been considered with a gate 
length of 0.25 μm and a gate width of 8x50 μm, 4x50 μm, and 2x50 μm. A 
comparison between the parasitic elements of these three devices is r e-
ported in Table I. 
As an example, Fig. 3.14 shows the S-parameters of the extracted para-
sitic network for the 8x50 µm device. The plot shows only the small-signal 
parameters of the passive parasitic network of the device, without the ac-
tive part. It is clear that the model not only reproduces perfectly the FW -
EM simulations in the extraction range, but the predictions are still very 
 
 
Fig. 3.12 Transistor (a), gate  manifold (b) (identical for drain manifold) 
and via hole (c) layouts exploited to perform the FW -EM simula-
tions. 
 
Fig. 3.13 Dielectric layers used for the FW-EM simulations. Thickness and 
dielectric types are reported, as well as the structures present be-
tween the layers. 
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accurate at higher frequencies. This assertion is confirmed in Fig. 3.15, 
where the prediction of the Y-parameters is shown. In particular, it has to 
be emphasized that the developed model shows good accuracy in repr o-
ducing the resonance frequencies even if they are well above the extrac-
tion frequency range. 
 
Fig. 3.14 Real and imaginary parts of S 11, S22, and S12 = S21 for the parasitic 
network of an 8x50-µm GaN HEMT. FW-EM simulations (dots) 
and extracted model predictions (lines) are in excellent agreement 
in the extraction range and in quite  good agreement up to tens of 
gigahertz beyond it. 
 
Fig. 3.15 Imaginary parts of Y11 and Y12 for the parasitic network of an 
8x50-µm GaN HEMT. The extracted model (lines) predicts very 
accurately the resonance visible  in the FW-EM simulations (dots) 
even far beyond the extraction frequency range. 
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TABLE I: COMPARISON BETWEEN PARASITIC ELEMENTS OF THE CONSIDERED DEVICES  
 2x50 4x50 8x50 
Gate 
Manifold 
RDC = 5 mΩ L = 9 pH RDC ≈ 0 Ω L = 51 pH RDC ≈ 0 Ω L = 52 pH 
C1 = 6 fF C2 = 7 fF C1 = 12 fF C2 = 14 fF C1 = 15 fF C2 = 24 fF 
RRF = 202  nΩ(Hz)-0.5 RRF = 714  nΩ(Hz)-0.5 RRF = 763  nΩ(Hz)-0.5 
Drain 
Manifold 
RDC ≈ 0 Ω L = 9 pH RDC = 27 mΩ L = 42 pH RDC = 30 mΩ L = 41 pH 
C1 = 6 fF C2 = 4 fF C1 = 18 fF C2 = 22 fF C1 = 20 fF C2 = 51 fF 
RRF = 231  nΩ(Hz)-0.5 RRF = 440  nΩ(Hz)-0.5 RRF = 370  nΩ(Hz)-0.5 
Via 
Hole 
RDC = 6 mΩ L = 27 pH RDC = 9 mΩ L = 18 pH RDC = 9 mΩ L = 18 pH 
RRF =203  nΩ(Hz)-0.5 RRF =384  nΩ(Hz)-0.5 RRF =384  nΩ(Hz)-0.5 
Fingers 
Air Bridges 
CGS = 41 fF LG = 23 pH CGS = 82 fF LG = 0.5 pH CGS = 163 fF LG = 0.4 pH 
CDS = 9 fF LD = 29 pH CDS = 18 fF LD = 37 pH CDS = 33 fF LD = 29 pH 
CGD = 9 fF LS = 15 pH CGD = 12 fF LS = 2.5 pH CGD = 25 fF LS = 16 pH 
RG = 1000 mΩ RG = 327 mΩ RG = 143 mΩ 
RD ≈ 0 Ω RD = 249 mΩ RD = 172 mΩ 
RS = 226 mΩ RS = 147 mΩ RS = 132 mΩ 
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One of the main advantages of the parasitic element identification 
based on this technique is the accurate definition of the transistor intrinsic 
planes. As a matter of fact, the small-signal models extracted by DC and S-
parameter measurements [35], [40], like conventional foundry models, 
cannot separate the contribution to the source parasitic elements related to 
the via-holes from the one associated with the finger region. As a conse-
quence, it is not possible to accurately identify the plane where the source 
degradation line has to be connected. For such a reason, conventional 
models are not very accurate for the performance prediction of degenerat-
ed devices. Indeed, as an example, the eliminat ion of the source parasitic 
elements from the transistor equivalent circuit model and its replacement 
with a source degeneration line necessarily leads to neglect the parasitic 
contribution related to the source fingers. 
This assumption is confirmed by the experimental results and is true 
even when an accurate model of the degeneration line is available. How-
ever, the reliable performance prediction of a degenerated device is possi-
ble by using the proposed technique, which exploits accurate EM simula-
tions of the different regions of the transistor layout to provide an accurate 
definition of the intrinsic planes. In such a case, the simple addition of a 
suitable degeneration line model provides accurate results. 
3.3.2 Noise and parasitic de-embedding procedure 
Once the lumped parasitic network elements have been identified, the 
small-signal and noise intrinsic core model can be extracted by de-
embedding the parasitic network contributions. 
To this end, the noise correlation matrix 𝐶𝐴 is defined starting from the 
transistor noise parameters by using the formulation in [45, 46, 7]: 
 
𝐶𝐴
𝐸𝑋𝑇𝑅
= 2𝑘𝑇Δ𝑓 ⋅ [
𝑅𝑁
𝐹𝑀𝐼𝑁 −1
2
− 𝑅𝑁𝑌𝑂𝑃𝑇
∗
𝐹𝑀𝐼𝑁 − 1
2
− 𝑅𝑁𝑌𝑂𝑃𝑇 𝑅𝑁|𝑌𝑂𝑃𝑇 |
2
] 
, (3.41) 
where FMIN is the minimum noise factor, YOPT the optimal source termi-
nation for noise, RN the noise equivalent resistance, k the Boltzmann con-
stant, T the reference temperature (290 K) and Δf the noise bandwidth (i.e., 
1 Hz). 
The de-embedding of the parasitic element noise contributions is simi-
lar to a classic small-signal parameter de-embedding procedure [40]: the 
contributions of series elements are eliminated by using Z-representations, 
while the shunt elements are eliminated by means of Y representations. 
The formulae used for this de-embedding are [45, 46, 7]: 
 
𝐶𝑌
𝐷 = 𝐶𝑌− 2𝑘𝑇Δ𝑓ℜ(𝑌
−) , (3.42) 
for the shunt elements and: 
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𝐶𝑍
𝐷 = 𝐶𝑍− 2𝑘𝑇Δ𝑓ℜ(𝑍
−) , (3.43) 
for the series elements. In (17) - (18), 𝐶𝑌
𝐷 and 𝐶𝑍
𝐷 are the resulting de-
embedded noise correlation matrices, 𝐶𝑌and 𝐶𝑍 are the starting noise cor-
relation matrices, while 𝑌 − and 𝑍− are the small-signal parameter matrices 
associated with the passive network to be de-embedded. 
In the noise de-embedding procedure, the noise correlation matrix rep-
resentation must be converted from Y to Z or ABCD, and vice versa. The 
formula to properly convert those matrices is the following one: 
 
𝐶𝛽 = 𝑇  × 𝐶𝛼 × 𝑇 
∗ , (3.44) 
where the value of 𝑇 as a function of 𝛼 and 𝛽 is reported in Table II.  
It is clear that also the small-signal parameters at each section of the 
parasitic network are needed in order to convert the noise correlation ma-
trix representation (e.g., 𝐶𝑍 to 𝐶𝑌). Thus, also the small-signal parameters 
𝑌𝑒𝑥𝑡𝑟  have to be measured and a well-known small-signal de-embedding 
procedure [40] is exploited to achieve the small-signal response of the de-
vice at every section where a noise correlation matrix conversion is per-
formed.  
TABLE II: NOISE CORRELATION MATRIX CONVERSION PARAMETERS 
 
A   Y 
 
Z 
 
A   I  
12
22
0
1
A
A
 
 
 
 
11
21
1
0
A
A
 
  
 
Y   11
21
1
0
Y
Y
 
  
 I  Y  
Z   
11
21
1
0
Z
Z
 
  
 Z  I  
 
A, Y and Z are the matrices representing the small-signal response of the network at the 
section where the conversion has to take place; I is the identity matrix. 
 
 
Fig. 3.16 De-embedding “core-function” flowchart: this function performs 
matrix representation conversion and de -embeds the noise corre-
lation matrix 𝐶𝑍 (𝐶𝑌) as well as the small-signal parameter matrix 
Z (Y) from the  matrix 𝑌− (𝑍−). 
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Based on the above considerations, the flow -chart of the “core-
function”, which performs noise de-embedding, small-signal de-
embedding, and matrix conversion, is shown in Fig. 3.16. 
The complete de-embedding procedure is composed of five steps, as 
represented in Fig. 3.17. 
The procedure is applied starting from the extrinsic plane of the device 
going towards the intrinsic core. At each step, the core-function in Fig. 
3.16 is applied to de-embed a group of lumped elements (in Y-formulation 
for shunt elements or Z-formulation for series ones). 
Thus, starting from the extrinsic plane, the first capacitor of the drain 
and gate manifold is de-embedded using a Y-formulation, successively the 
procedure de-embeds resistors and inductors of the gate and drain mani-
folds using a Z-formulation; finally, after de-embedding the last two ca-
pacitors, the drain and gate manifold contributions are completely de-
 
Fig. 3.17 Noise and small signal de -embedding procedure flow chart. Each 
box represent one step of the procedure: the elements to be de -
embedded are reported inside the boxes and the corresponding 
matrices are on the right of the boxes. Also the formulation used 
(Y or Z) is reported at the corner of the boxes. 
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embedded. 
The successive step of the procedure is to de-embed the via-hole and 
the series finger parasitic contributions by using a Z-representation. Once 
removed the final contribution of the shunt parasitic capacitances associ-
ated with the fingers, the intrinsic noise and small-signal matrices are 
achieved. It is worth noting that even the noiseless elements, such as ca-
pacitors or inductors, are taken into account in this procedure, because 
they are needed to compute the intrinsic-core small-signal model. 
It should be observed that very simple scaling rules can be defined at 
the intrinsic plane of the transistor. In particular, the intrinsic small-signal 
and noise correlation matrices in Y-representation of the 2x50-μm and 
8x50-μm transistor can be determined, respectively, by dividing and mul-
tiplying by 2 the response of the 4x50-μm device. As an example, Fig. 3.18 
 
Fig. 3.18 Small-signal (upper figure) and noise parameters (lower figure) 
for the 8x50-μm GaN HEMTs. Measurements (symbols) and 
simulations (lines) obtained through scaling from the 4x50-μm 
model are in very good agreement 
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shows the predicted small-signal response and noise behavior of the entire 
8x50-μm device scaled from the 4x50-μm transistor. It is evident the very 
good agreement between the model predictions and the measurements. 
The scaling procedure and the one described in section 3.3.1 jointly 
create a powerful, fast, and simple model identification technique (the 
model extraction flow-chart is shown in Fig. 3.19), which is able to provide 
robust low-noise, scalable device models for LNA design. To this end, the 
intrinsic device noise and small-signal parameters can be stored in a 
Touchstone [47] file which can be read natively by the most diffused CAD 
tools [48]. 
The 4x50-μm GaN HEMT (bias: VD0 = 10 V and ID0 = 100 mA/mm) noise 
parameters have been measured at various frequencies by using a source-
pull procedure based on noise figure measurements at different source 
impedances synthesized by a tuner [49], [50]. Also S-parameters have been 
measured at the same bias condition. The intrinsic noise behavior and 
small-signal response of the 4x50-μm device have been achieved by ex-
ploiting the procedure previously described, and scaled on the 2x50-μm 
and 8x50-μm devices by simply dividing and multiplying by 2 the r e-
sponse of the 4x50-μm device. Once obtained the information about the 
intrinsic core of all the devices of interest, the parasitic lumped networ k, 
extracted separately for the 2x50-μm, 4x50-μm and 8x50-μm devices by 
 
Fig. 3.19 Extraction flow-chart for the low-noise transistor model. 
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FW-EM simulations, has been added to the intrinsic model, in order to ob-
tain the complete device model for the selected bias point. In fact, simple 
scaling rules, which can be effectively used for the intrinsic transistor, 
cannot be applied to the parasitic network, due to the complex relation-
ships between the lumped component values and the layout geometry. 
The choice of using a separated parasitic network descriptions is a clear 
advantage of the proposed approach, since conventional models need to 
adopt peculiar scaling rules, which necessarily degrade performance pr e-
dictions for the scaled device. 
3.3.3 Low-noise amplifier design 
The 0.25-µm AlGaN/GaN on SiC GH25-10 process of UMS (United 
Monolithic Semiconductors) has been used to develop a LNA operating in 
the 12.75 – 14.8 GHz frequency band. The main design goals were 20 dB of 
gain and less than 2.0 dB of noise figure. In the preliminary design phase, 
the foundry model was adopted to determine that a three stage LNA was 
needed to fulfill the specifications. In particular, in the first stage a 2x50 -
µm transistor minimizes noise and in addition is more easily matchable to 
50 Ω. In the second stage, a 4x50-µm transistor allows low-loss inter-stage 
matching, while providing fair good noise figure and gain. Finally, in or-
der to fulfill output power at 1 dB of gain compression and linearity re-
quirements, a 8x50-µm transistor has been chosen for the third stage. The 
optimal bias point has been found to be 10 V of drain voltage and 100 
mA/mm of drain current for all the three stages. A block diagram of the 
designed LNA is represented in Fig. 3.20. 
As described in section 3.3.2, noise and small signal measurements 
were carried out on the 4x50-μm GaN HEMT at the selected bias point 
and, as described in section 3.3.1, all the FW-EM simulations needed were 
performed, in order to develop the model by following the procedure out-
lined in Fig. 3.19. Once measurements and FW- EM simulations were car-
ried out, model extraction took only few minutes of work and comput a-
tion. By using the developed transistor models, it was possible to accurate-
ly study the effects of the source degeneration on the three transistors. In 
particular, the first transistor source degeneration was designed to get the 
 
Fig. 3.20 Schematic representation of the LNA. 
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optimum source impedance for gain (i.e., conjugate match) very close to 
the optimum impedance for noise. This enables to match the device for the 
best noise performance with a reasonable mismatch to the optimum 
source impedance for gain, thus preserving a good LNA input return loss . 
The second stage source degeneration was designed to have a good 
tradeoff between noise figure, gain and stability. A little source degenera-
tion was exploited also in the third stage 8x50-µm transistor for device in-
band stabilization. 
A lot of care was taken in the matching network design. Since the loss-
es of the input matching network directly add to the LNA noise figure, it 
was exhaustively optimized to keep losses below 0.2 dB. 
The LNA was designed in order to comply with robustness constraints. 
The maximum level of input power it can withstand is mainly related to 
the active device maximum electrical and thermal ratings defined by the 
foundry. Both the maximum voltage swings as well as the gate current 
limitation have been carefully controlled during the circuit design. 
In particular the gate current limitation was obtained by placing a se-
ries integrated resistor on the DC gate path of each transistor properly di-
mensioned to obtain, at increasing input power levels, a progressive volt-
age drop that safely switches off the transistors. 
The fully monolithic integration of the limiting resistors was optimized 
to ensure reliable operation of the active and passive components up to 
the maximum input power level of 25 dBm according to the target specifi-
cations. 
The manufactured LNA and the transistor cut-outs (included for mod-
el validation purpose), are shown in Fig. 3.21. 
In Fig. 3.22 a comparison between the measured S-parameters and 
noise performance of the three degenerated devices and the model predic-
tions are reported; the agreement is very good. It is worth noticing that the 
predictions are still very good even if the 2x50-μm and the 4x50-μm have 
a single-side degeneration (i.e., one via-hole is absent) and the device is 
not symmetrical anymore. 
106  NOIS E CHA RA CTERIZA TION A ND  M OD ELING  
 
 
 
Fig. 3.22 Small-signal (a, b, c) and noise parameters (d, e , f) of the degenerated 2x50-μm (a,d), 4x50-μm (b,e) and 8x50-μm 
(c,f) devices. Measurements (symbols) and model predictions (lines) are in good agreement. Bias condition: VD0  
= 10 V and ID0 = 100 mA/mm. 
 
 
 
 
 
 
Fig. 3.21 Photos of the developed MMIC LNA (a), chip size is 4x2 mm2 and of the degenerated 2x50-µm (b), 4x50-µm (c) 
and 8x50-µm (d) transistors. 
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Fig. 3.23 Small-signal (a, b, c) and noise parameters (d, e , f) of the degenerated 2x50-μm (a,d), 4x50-μm (b,e) and 8x50-μm 
(c,f) devices. Measurements (symbols) and model predictions (lines) are in good agreement. Bias condition: 
VD0 = 10 V and ID0 = 100 mA/mm. 
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Fig. 3.24 Small-signal and noise performance of the three -stage LNA designed. Predictions with the proposed model 
(blue continuous lines) and with a small-signal model (red dashed line), extracted by DC and S-parameter 
measurements [30], are compared with the me asurements carried out on 37 samples (circles). The accuracy im-
provement is well evident. 
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In Fig. 3.24 the performance of the designed LNA is reported; the 
simulated predictions are in good agreement with the measurements, car-
ried out on 37 samples and the gain and noise figure specifications are 
completely fulfilled in the band of interest. To provide a clearer compari-
son of the proposed approach with existent ones, the figure also reports, 
for a degenerated device, predictions of a conventional model extracted on 
the basis of DC and S-parameter measurements [35]. It should be pointed 
out that the two models show the same accuracy level when the non-
degenerated device is considered. Whereas, the different level of accuracy 
in the presence of source degeneration is well evident. As previously dis-
cussed, the poor predictions of the conventional model are due to an in-
correct identification of the device intrinsic plane. This is clearly inde-
pendent on the particular model formulation adopted. On the contrary, an 
EM-based model can identify with high accuracy the intrinsic plane posi-
tion and provide great accuracy in the performance estimation of a degen-
erated device. These results definitely confirm that an approach based on 
EM simulations is useful not only when the design involves frequencies 
near the upper limit of the chosen technology [38] (i.e., 20 GHz), but also 
when non-standard device configurations have to be used. 
3 .4  C O N C L US ION  
A new low-noise transistor model and the associated identification 
procedure have been developed. The model is based on FW -EM simula-
tions as well as noise and S-parameter measurements. The proposed tech-
nique allows to identify in a short time a robust scalable low -noise model 
suitable for LNA design. In particular, layout modifications can be ac-
counted for, thus accurately predicting the noise behavior and small -
signal response of degenerated devices. Moreover, the described proce-
dure is very robust, since it does not require any numerical optimization. 
The described procedure has been exploited to identify three low-noise 
HEMT models starting from a single set of small-signal and noise meas-
urements. Successively, a LNA has been designed by using the extracted 
models and the high accuracy level of the predictions on both the degen-
erated devices and the LNA has been definitely proved. 
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